PC85132/232-1 View Datasheet(PDF) - NXP Semiconductors.

Part Name

Description

Manufacturer

PC85132/232-1

LCD driver for low multiplex rates

NXP Semiconductors. 

NXP Semiconductors

PCA85132

LCD driver for low multiplex rates

LQSXWEDQNVHOHFWLRQ

FRQWUROVWKHLQSXW

GDWDSDWK

%$1.

RXWSXWEDQNVHOHFWLRQ

FRQWUROVWKHRXWSXW

GDWDSDWK

0,&52&21752//(5

5$0

',63/$<

%$1.

DDD

Fig 15. Bank selection

In the static drive mode, the bank-select command may request the contents of row 2 to

be selected for display instead of the contents of row 0. In the 1:2 multiplex mode, the

contents of rows 2 and 3 may be selected instead of rows 0 and 1. This gives the

provision for preparing display information in an alternative bank and to be able to switch

to it once it is assembled.

In Figure 16 an example is shown for 1:2 multiplex drive mode where the displayed data is

read from the first two rows of the memory (bank 0), while the transmitted data is stored in

the second two rows of the memory (bank 1).

FROXPQV

GLVSOD\5$0FROXPQVVHJPHQWRXWSXWV6

   

URZV





GLVSOD\5$0URZV

EDFNSODQHRXWSXWV 

%3



 RXWSXW5$0EDQN

WRWKH/&'

WRWKH5$0

LQSXW5$0EDQN

DDD

Fig 16. Example of the Bank-select command with multiplex drive mode 1:2

8. Characteristics of the I2C-bus

The I2C-bus is for bidirectional, two-line communication between different ICs or modules.

The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must

be connected to a positive supply via a pull-up resistor when connected to the output

stages of a device. Data transfer may be initiated only when the bus is not busy.

By connecting pin SDAACK to pin SDA on the PCA85132, the SDA line becomes fully

I2C-bus compatible. In COG applications where the track resistance from the SDAACK

pin to the system SDA line can be significant, possibly a voltage divider is generated by

the bus pull-up resistor and the Indium Tin Oxide (ITO) track resistance. As a

consequence, it may be possible that the acknowledge generated by the PCA85132

cannot be interpreted as logic 0 by the master. In COG applications where the

PCA85132

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 4 — 9 April 2015

© NXP Semiconductors N.V. 2015. All rights reserved.

27 of 65

Share Link: