PEEL22CV10AZ-25 View Datasheet(PDF) - Unspecified
Part Name
Description
Manufacturer
PEEL22CV10AZ-25 Datasheet PDF : 10 Pages
| |||
PEEL™ 22CV10AZ
Table 10.
Over the operating range 8
Symbol
Parameter
tPD
tOE
tOD
tCO1
tCO2
tCF
tSC
tHC
tCL, tCH
tCP
fMAX1
fMAX2
fMAX3
tAW
tAP
tAR
tRESET
Input5 to non-registered output
Input5 to output enable6
Input5 to output disable6
Clock to Output
Clock to comb. output delay via internal registered feedback
Clock to Feedback
Input5 or feedback setup to clock
Input5 hold after clock
Clock low time, clock high time8
Min clock period Ext (tSC + tCO1)
Internal feedback (1/tSC+tCF)11
External Feedback (1/tCP)11
No Feedback (1/tCL+tCH)11
Asynchronous Reset Pulse Width
Input to Asynchronous Reset
Asynchronous Reset recovery time
Power-on reset time for registers in clear state12
Min
15
0
13
30
41.6
33.3
38.4
25
-25
Max
25
25
25
15
35
9
25
25
5
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
ns
ns
ns
µs
Switching Waveforms
Inputs, I/O,
Registered Feedback,
Synchronous Preset
Clock
Asynchronous
Reset
Registered
Outputs
Combinatorial
Outputs
Notes:
1. Minimum DC input is -0.5V, however, inputs may undershoot to -2.0V for
periods less than 20 ns.
2. VI and VO are not specified for program/verify operation.
3. Test Points for Clock and VCC in tR and tF are referenced at the 10%
and 90% levels.
4. I/O pins are 0V and VCC.
5. “Input” refers to an input pin signal.
6. tOE is measured from input transition to VREF±0.1V, TOD is measured
from input transition to VOH-0.1V or VOL+0.1V; VREF=VL.
7. Capacitances are tested on a sample basis.
8. Test conditions assume: signal transition times of 3ns or less from the
10% and 90% points, timing reference levels of 1.5V (Unless otherwise
specified).
9. Test one output at a time for a duration of less than 1 second.
10. ICC for a typical application: This parameter is tested with the device
programmed as a 10-bit Counter.
11. Parameters are not 100% tested. Specifications are based on initial
characterization and are tested after any design process modification that
might affect operational frequency.
12. All inputs at GND.
8 of 10
Share Link: 