PLL103-53XM View Datasheet(PDF) - PhaseLink Corporation
Part Name
Description
Manufacturer
PLL103-53XM Datasheet PDF : 7 Pages
| |||
Preliminary PLL103-53
DDR SDRAM Buffer with 5 DDR or 3 SDR/3 DDR DIMMS
PIN DESCRIPTIONS
Name
Number Type
Description
FBOUT
1
O Feedback clock for chipset. Output voltage depends on VDD3.3_2.5V.
BUF_IN
13
I
Reference input from chipset. 3.3V input for STANDARD SDRAM mode;
2.5V input for DDR-ONLY mode.
PD
SEL_DDR
DDR[6:13]T
44
I Power Down Control input. When low, it will tri-state all outputs.
Input configure for DDR-ONLY mode or STANDARD SDR mode.
1 = DDR-ONLY mode (when VDD3.3_2.5 select 2.5V);
0 = SDR mode (when VDD3.3_2.5 select 3.3V).
56
I
In DDR-ONLY mode, all outputs will be configured as DDR outputs.
In STANDARD SDR mode, pin 4, 5, 6, 7, 10, 11, 15, 16, 19, 20, 21
and 22 will be configured as STANDARD SDR outputs, and pin 27,
28, 29, 30, 35, 36, 37, 38, 41, 42, 46, 47, 50, 51,52 and 53 will be
configured as DDR outputs.
36,38,42,47,
51,53,27,29
O
These outputs provide True copies of BUF_IN.
DDR[6:13]C
35,37,41,46,
50,52,28,30
O
These outputs provide complementary copies of BUF_IN.
DDR[0,1:5]T_SDRA
M [10,0,2,4,6,8]
4,6,10,15,
19,21
When SEL_DDR=1, these outputs provide DDR mode outputs; when
O SEL_DDR=0, these outputs provide standard SDRAM mode outputs.
Voltage swing depends on VDD3.3_2.5.
DDR[0,1:5]C_SDRA 5,7,11,16,
M [11,1,3,5,7,9]
20,22
When SEL_DDR=1, these outputs provide complementary copies of
O BUF_IN; when SEL_DDR=0, these outputs provide standard SDRAM
mode outputs. Voltage swing depends on VDD3.3_2.5.
VDD3.3_2.5
2,8,12,17,23
P
When VDD=2.5V, SEL_DDR=1. DDR-ONLY mode is selected; when
VDD=3.3V, SEL_DDR=0. STANDARD SDRAM mode is selected.
VDD2.5
32,40,45,
49,55
P 2.5V power supply.
3,9,14,18,
GND
25,31,34,39, P Ground.
43,48,54
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 12/01/00 Page 2
Share Link: 