DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PM7326-BI View Datasheet(PDF) - PMC-Sierra

Part Name
Description
Manufacturer
PM7326-BI Datasheet PDF : 238 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
DATA SHEET
PMC-1981224
ISSUE 6
PM7326 S/UNI APEX
ATM/PACKET TRAFFIC MANAGER AND SWITCH
Shaped Fair Queued VC scheduling applying rate based per VC
shaping or
Frame Continuous Queued VC scheduling for VC Merge and
packet re-assembly.
Loop Port Scheduling
Weighted Interleaved Round Robin Loop port scheduling.
Per port Priority Fair Queued class scheduling with port
independence.
Per Class
Weighted Fair Queued VC scheduling with class independence
or
Frame Continuous Queued scheduling for VC Merge and
packet re-assembly
Congestion Control applied per-VC, per-class, per-port and per-direction.
Flexible, progressive hierarchical throttling of buffer consumption.
Provides sharing of resources during low congestion, memory reservation
during high congestion.
Applies EPD and PPD on a per-VC, per-class, per-port, and per-direction
basis with CLP differentiation, following emerging GFR standards.
Provides EFCI marking on a per VC basis.
Provides interrupts and indication of most recent VC/Class/Port that
exceeded maximum thresholds.
Provides flexible VPC or VCC switching selectable on a per VC basis as
follows
Any WAN port to any WAN port
Any WAN port to any Loop port
Any Loop port to any WAN port.
Any Loop port to any Loop port.
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]