DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LC83010N View Datasheet(PDF) - SANYO -> Panasonic

Part Name
Description
Manufacturer
LC83010N
SANYO
SANYO -> Panasonic SANYO
LC83010N Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Ordering number:ENN3945A
CMOS IC
LC83010N, 83010NE
Audio Digital Signal Processor
Overview
The LC83010N, 83010NE is a single-chip digital signal
processor (DSP). It is designed for use in the application
fields such as a digital processing of audio signals.
The LC83010N, 83010NE CMOS processor has various
on-chip filtering circuits such as a graphic equalizer for
reproduction of sound quality. It also has simulation cir-
cuit for reverberation (sound reflection and echo), so that
sound field with surround and delay can be created.
The LC83010N and LC83010NE are upgraded versions of
the LC83010 and the LC83010E. The LC83010N and
LC83010NE have a 64fs clock output that enables improved
interfacing with external A/D converters. TEST5 has been
renamed FS640/T5 and incorporates both the new clock
output and the original test output.
Features
LSI functions
• Dual Harvard Architecture: Enables simultaneous pro-
cessing (multiply and addition) of stereo signals in a single
instruction cycle.
The LC83010N, LC83010NE processor has the follow-
ing two independent units:
· Multiplier : 24 bits × 16 bits (fixed-point decimal)
· ALU : 32-bit arithmetic calculation, 24-bit arithmetic
and logical operations.
· ACCumulator (ACC) : 32 bits
· Temporal Registers (TMP0 to TMP7) : 32-bit for each
· Internal Memory Data RAM
128 × 24 bits
Coefficient RAM 256 × 16 bits
Constant ROM 256 × 24 bits
• Program memory Capacity (RAM) : 320 × 32 bits
• A variety of I/O interfaces.
· Audio signal I/O :
1 channel for input (applicable to various formats)
3 channel for output (applicable to up to 4 types of data
format)
· Surround DRAM access signal :
16 accesses/CH Max. (within 1 fs)
Up to 2 256K (64K × 4 bits) DRAMs or 1M (256K × 4
bits) DRAMs can be directly connected to this chip.
· Uses external DRAMS with RAS access times of 120
ns or lower.
· Serial input/output interface with a microcomputer.
Synchronous 8-bit serial input : 1
[Mail box (16 bits × 8) function available]
Synchronous 8-bit serial output : 1
• Interrupt function (Vectored interrupt with the INT pin)
• Stack Nesting Levels : 4
• On-chip Interval Timer :
12 bits (timer clock = sampling frequency)
• Cycle time : 108ns (sampling frequency = 48kHz)
• Single 5V power supply.
• Package : 64-pin DIPs (LC83010N).
80-pin QFPs (LC83010NE).
Note) When soldering QFP devices, do not use the solder
dip method.
• Evaluation chip : LC83EV010N (PGA100)
· Applications
· Graphic Equalizer
· Power calculation for spectrum analyzer display
· Sound field creation (using external DRAMs)
· 4 Speakers + REC output
Development Environment
• Software Tools
· Assembler
· Debugger with simulation
• Hardware Tools
· IBM PC-AT compatible machines or AX personal com-
puters
· In Circuit Emulator (ICE)
Any and all SANYO products described or contained herein do not have specifications that can handle
applications that require extremely high levels of reliability, such as life-support systems, aircraft’s
control systems, or other applications whose failure can be reasonably expected to result in serious
physical and/or material damage. Consult with your SANYO representative nearest you before using
any SANYO products described or contained herein in such applications.
SANYO assumes no responsibility for equipment failures that result from using products at values that
exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges,or other
parameters) listed in products specifications of any and all SANYO products described or contained
herein.
SANYO Electric Co.,Ltd. Semiconductor Company
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
O1001TN (KT)/N251JN KI No.3945–1/18

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]