SST25VF010A View Datasheet(PDF) - Silicon Storage Technology

Part Name

Description

Manufacturer

SST25VF010A

1 Mbit SPI Serial Flash

Silicon Storage Technology 

Data Sheet

Write-Status-Register (WRSR)

The Write-Status-Register instruction works in conjunction

with the Enable-Write-Status-Register (EWSR) instruction

to write new values to the BP1, BP0, and BPL bits of the

status register. The Write-Status-Register instruction must

be executed immediately after the execution of the Enable-

Write-Status-Register instruction (very next instruction bus

cycle). This two-step instruction sequence of the EWSR

instruction followed by the WRSR instruction works like

SDP (software data protection) command structure which

prevents any accidental alteration of the status register val-

ues. The Write-Status-Register instruction will be ignored

when WP# is low and BPL bit is set to “1”. When the WP#

is low, the BPL bit can only be set from “0” to “1” to lock-

down the status register, but cannot be reset from “1” to “0”.

1 Mbit SPI Serial Flash

SST25VF010A

When WP# is high, the lock-down function of the BPL bit is

disabled and the BPL, BP0, and BP1 bits in the status reg-

ister can all be changed. As long as BPL bit is set to 0 or

WP# pin is driven high (VIH) prior to the low-to-high transi-

tion of the CE# pin at the end of the WRSR instruction, the

BP0, BP1, and BPL bit in the status register can all be

altered by the WRSR instruction. In this case, a single

WRSR instruction can set the BPL bit to “1” to lock down

the status register as well as altering the BP0 and BP1 bit

at the same time. See Table 3 for a summary description of

WP# and BPL functions. CE# must be driven low before

the command sequence of the WRSR instruction is

entered and driven high before the WRSR instruction is

executed. See Figure 14 for EWSR and WRSR instruction

sequences.

CE#

MODE 3

SCK MODE 0

0 1 2345 6 7

SI

50

MSB

SO

MODE 3 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

MODE 0

01

MSB

HIGH IMPEDANCE

STATUS

REGISTER IN

76543210

MSB

1265 F14.0

FIGURE 14: ENABLE-WRITE-STATUS-REGISTER (EWSR) AND WRITE-STATUS-REGISTER (WRSR) SEQUENCE

©2006 Silicon Storage Technology, Inc.

16

S71265-02-000

1/06

Share Link: