DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ST10F273 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
ST10F273 Datasheet PDF : 179 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
ST10F273
Internal Flash memory
Table 8.
Bit
Flash control register 0 high (continued)
Function
SUSP
WMS
Suspend
This bit must be set to suspend the current Program (Word or Double Word) or Sector Erase
operation in order to read data in one of the sectors of the bank under modification or to program
data in another bank. The Suspend operation resets the Flash bank to normal read mode
(automatically resetting bits BSYx). When in Program Suspend, the Flash module accepts only the
following operations: Read and Program Resume. When in Erase Suspend the module accepts
only the following operations: Read, Erase Resume and Program (Word or Double Word; Program
operations cannot be suspended during Erase Suspend). To resume a suspended operation, the
WMS bit must be set again, together with the selection bit corresponding to the operation to
resume (WPG, DWPG, SER).(1)
Write mode start
This bit must be set to start every write operation in the Flash module. At the end of the write
operation or during a Suspend, this bit is automatically reset. To resume a suspended operation,
this bit must be set again. It is forbidden to set this bit if bit ERR of FER is high (the operation is not
accepted). It is also forbidden to start a new write (program or erase) operation (by setting WMS
high) when bit SUSP of FCR0 is high. Resetting this bit by software has no effect.
1. It is forbidden to start a new Write operation with bit SUSP already set.
5.4.3 Flash control register 1 low
The Flash Control Register 1 Low (FCR1L), together with Flash Control Register 1 High
(FCR1H), is used to select the sectors to Erase or, during any write operation, to monitor the
status of each sector and bank.
FCR1L (0x0E 0004)
FCR
Reset value: 0000h
15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
reserved
B0F9 B0F8 B0F7 B0F6 B0F5 B0F4 B0F3 B0F2 B0F1 B0F0
RS RS RS RS RS RS RS RS RS RS
Table 9.
Bit
B0F(9:0)
Flash control register 1 low
Function
Bank 0 IFlash sector 9:0 status
These bits must be set during a Sector Erase operation to select the sectors to erase in Bank 0.
Besides, during any erase operation, these bits are automatically set and give the status of the 10
sectors of Bank 0 (B0F9-B0F0). The meaning of B0Fy bit for Sector y of Bank 0 is given by the
next Table 11 Banks (BxS) and Sectors (BxFy) Status bits meaning. These bits are automatically
reset at the end of a Write operation if no errors are detected.
31/179

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]