STM32F030C6 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
STM32F030C6 Datasheet PDF : 91 Pages
| |||
STM32F030x4/x6/x8/xC
Functional overview
3.13
Inter-integrated circuit interfaces (I2C)
Up to two I2C interfaces (I2C1 and I2C2) can operate in multimaster or slave modes. Both
can support Standard mode (up to 100 kbit/s) or Fast mode (up to 400 kbit/s). I2C1 also
supports Fast Mode Plus (up to 1 Mbit/s), with 20 mA output drive.
Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two
addresses, one with configurable mask). They also include programmable analog and
digital noise filters.
Table 6. Comparison of I2C analog and digital filters
-
Analog filter
Digital filter
Pulse width of
suppressed spikes
Benefits
≥ 50 ns
Available in Stop mode
Programmable length from 1 to 15
I2C peripheral clocks
1. Extra filtering capability vs.
standard requirements.
2. Stable length
Drawbacks
Variations depending on
temperature, voltage, process
-
In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP
capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts
verifications and ALERT protocol management
The I2C interfaces can be served by the DMA controller.
Refer to Table 7 for the differences between I2C1 and I2C2.
Table 7. STM32F030x4/x6/x8/xC I2C implementation(1)
I2C features
I2C1
I2C2(2)
7-bit addressing mode
10-bit addressing mode
Standard mode (up to 100 kbit/s)
Fast mode (up to 400 kbit/s)
Fast Mode Plus (up to 1 Mbit/s), with 20mA output drive I/Os
Independent clock
SMBus
Wakeup from STOP
1. X = supported.
2. Only available on STM32F030x8/C devices.
X
X
X
X
X
X
X
X
X
-
X
-
X
-
-
-
3.14
Universal synchronous/asynchronous receiver/transmitter
(USART)
The device embeds up to six universal synchronous/asynchronous receivers/transmitters
that communicate at speeds of up to 6 Mbit/s.
DocID024849 Rev 3
21/91
23
Share Link: 