SX1232IML View Datasheet(PDF) - Semtech Corporation

Part Name

Description

Manufacturer

SX1232IML

868 & 915MHz Ultra Low Power High Link Budget Integrated UHF Transceiver

Semtech Corporation 

SX1232

WIRELESS & SENSING

DATASHEET

This product datasheet contains a detailed description of the SX1232 performance and functionality. Please consult the

Semtech website for the latest updates or errata.

1. General Description

The SX1232 is a single-chip integrated circuit ideally suited for today's high performance ISM band RF applications. The

SX1232's advanced feature set includes a state-of-the-art packet engine and top level sequencer. In conjunction with a 64

byte FIFO, these automate the entire process of packet transmission, reception and acknowledgement without incurring

the consumption penalty common to many transceivers that feature an on-chip MCU. Being easily configurable, it greatly

simplifies system design and reduces external MCU workload to an absolute minimum. The high level of integration

reduces the external BoM to passive decoupling and impedance matching components. It is intended for use as a high-

performance, low-cost FSK and OOK RF transceiver for robust, frequency agile, half-duplex, bi-directional RF links. Where

stable and constant RF performance is required over the full operating range of the device down to 1.8V the receiver and

PA are fully regulated. For transmit intensive applications - a high efficiency PA can be selected to optimize the current

consumption.

The SX1232 is intended for applications requiring high sensitivity and low receive current. Coupling the digital state

machine with an RF front end capable of delivering a link budget of 143dB (-123dBm sensitivity in conjunction with

+20dBm Pout). The SX1232 complies with both ETSI and FCC regulatory requirements and is available in a 5 x 5 mm QFN

24 lead package. The low-IF architecture of the SX1232 is well suited for low modulation index and narrow band operation.

1.1. Simplified Block Diagram

VBAT1&2

VR_ANA

VR_DIG

Pow erDistributionSystem

LNA

Σ/Δ

Single to

Mixers

Modulators

Dif f erential

RFI

RC

Oscillator

GND

RFO

VR_PA

PA_BOOST

PA0

Ramp &

Control

PA1&2

T ank

Induc tor

Loop

Filter

Divisionby

2, 4 or 6

Frac-NPLL

Synthesizer

XO

32 MHz

RSSI

AFC

FrequencySynthesis

ReceiverBlocks

XTAL

GND

TransmitterBlocks

ControlBlocks

Figure 1. Block Diagram

PrimarilyAnalog

Primarily Digital

RESET

SPI

RXTX

DIO0

DIO1

DIO2

DIO3

DIO4

DIO5

Rev 3 - August 2012

Page 9

www.semtech.com

Share Link: