LH5PV16256 View Datasheet(PDF) - Sharp Electronics
Part Name
Description
Manufacturer
LH5PV16256 Datasheet PDF : 14 Pages
| |||
LH5PV16256
CMOS 4M (256 × 16) Pseudo-Static RAM
NOTES:
1. AC characteristics are measured at tT = 5 ns.
2. AC characteristics are measured at the following condition:
3. Row address signals are latched in the memory at the falling edge of CE.
INPUT
2.2 V
0.8 V
2.4 V
0.4 V
OUTPUT
2.0 V
0.8 V
5PV16256S-13
Figure 3. AC Characteristics
4. Measured with a load equivalent to 50 pF.
5. Input data is latched in the memory at the earlier rising edge of CE and UWE/LWE. One of (tAHW, tDSW, tDHW) and (tAHC, tDSC, tDHC) needs
to be satisfied. The other is "Don’t care."
6. Address refresh or auto refresh is needed to be executed 2,048 times within 32 ms.
7. In order to initialize the internal circuits, an initial pause of 500 µs with CE = RFSH = VIH is required after power-up, and followed by at
least 8 dummy cycles. When supply voltage falls down below the recommended supply voltage by temporarily power-down, a waiting time
is required at VCC = 0 V for more than 400 ms before power-up, and a pause of 500 µs with CE = RFSH = VIH and 8 dummy cycles are
also necessary after power-up.
8. Auto refresh and self refresh are defined by RFSH pulse width during CE = VIH. If RFSH pulse width is shorter than tFAP (MAX.), the cycle
is an auto refresh cycle and memory cells are refreshed by an internal counter. If RFSH pulse width is longer than tFAS (MIN.), the cycle
is a self refresh cycle and memory cells are refreshed by an internal clock generator automatically.
9. tRCH and tWHZ are determined by the earlier falling edge of UWE and LWE.
10. tWCS is determined by the later falling edge of UWE and LWE.
11. tRCS, tWLZ, and tDHW are determined by the later rising edge of UWE and LWE.
12. tWCH and tDSW are determined by the earlier rising edge of UWE and LWE.
13. tWHZ, tWCP, tWCS, tWCH, tDSW, tDHW, tWLZ, and tAHW should be satisfied by both UWE and LWE.
14. The transition time of the supply voltage in data retention mode is less than 0.05 V/ms.
15. The width of data retention period is more than tFAS (MIN.) like self-refresh cycle.
16. All input pins are required to be higher than -0.3 V.
17. RFSH must be lower than 0.2 V during the data retention period.
18. CE and CS must be higher than VCC - 0.2 V during the data retention period.
6
Share Link: 