CDP1805AC View Datasheet(PDF) - Intersil
Part Name
Description
Manufacturer
CDP1805AC Datasheet PDF : 30 Pages
| |||
CDP1805AC, CDP1806AC
Pinouts
CDP1805AC, CDP1806AC
(PDIP, SBDIP)
TOP VIEW
CLOCK 1
WAIT 2
CLEAR 3
Q4
SC1 5
SC0 6
MRD 7
BUS 7 8
BUS 6 9
BUS 5 10
BUS 4 11
BUS 3 12
BUS 2 13
BUS 1 14
BUS 0 15
† 16
N2 17
N1 18
N0 19
VSS 20
40 VDD
39 XTAL
38 DMA IN
37 DMA OUT
36 INTERRUPT
35 MWR
34 TPA
33 TPB
32 MA7
31 MA6
30 MA5
29 MA4
28 MA3
27 MA2
26 MA1
25 MA0
24 EF1
23 EF2
22 EF3
21 EF4
CDP1805AC, CDP1806AC
(PLCC, PACKAGE TYPE Q)
TOP VIEW
SC0
MRD
BUS 7
BUS 6
BUS 5
NC
BUS 4
BUS 3
BUS 2
BUS 1
BUS 0
6 5 4 3 2 1 44 43 42 41 40
7
39
8
38
9
37
10
36
11
35
12
34
13
33
14
32
15
31
16
30
17
29
18 19 20 21 22 23 24 25 26 27 28
MWR
TPA
TPB
MA7
MA6
NC
MA5
MA4
MA3
MA2
MA1
† ME for CDP1805AC
VDD for CDP1806AC
Schematic
ADDRESS BUS
IN
CDP1851
PIO
OUT
BUS0 - BUS7
MA0 - MA7 MRD
CONTROL
CDP1805AC WITH
RAM, COUNTER/TIMER
CDP1806AC WITH
COUNTER/TIMER
MWR
TPA
ME
BUS0 - BUS7
MA0 - MA7
CDP1833
1K BYTE ROM
TPA
CEO
BUS0 - BUS7
(CDP1805AC ONLY)
8-BIT DATA BUS
MA0-MA4
MRD
CDP1824
32 BYTE RAM
(USED WITH
CDP1806AC ONLY)
MWR
CS BUS0-BUS4
FIGURE 1. TYPICAL CDP1805AC, CDP1806AC SMALL MICROPROCESSOR SYSTEM
2
Share Link: 