UPD780957 View Datasheet(PDF) - NEC => Renesas Technology
Part Name
Description
Manufacturer
UPD780957 Datasheet PDF : 326 Pages
| |||
LIST OF FIGURES (3/5)
Figure No.
Title
Page
7-27
7-28
7-29
7-30
7-31
Timing of Square-Wave Output Operation ..................................................................................................148
Start Timing of 16-Bit Timer Counter 0 .......................................................................................................149
Timing After Change of Compare Register During Timer Count Operation ................................................149
Capture Register Data Retention Timing ....................................................................................................150
Operation Timing of OVF0 Flag ..................................................................................................................150
8-1 Block Diagram of 16-Bit Timer/Event Counter 2 .........................................................................................154
8-2 Format of Timer Mode Control Register 2 (TMC2)......................................................................................155
8-3 Format of Timer Input Control Register 2 (TICT2) ......................................................................................156
8-4 Timing of Interval Timer Operation (When Using Internal Clock) ................................................................158
8-5 Control Register Settings in External Event Counter Mode ........................................................................160
8-6 Configuration Diagram for External Event Counter .....................................................................................160
8-7 Timing of External Event Counter Operation...............................................................................................161
8-8 Start Timing of 16-Bit Timer Counter 2 (TM2) .............................................................................................162
9-1 Block Diagram of 8-Bit Timers 80 to 83 ......................................................................................................164
9-2 Format of 8-Bit Timer Control Register 80 (TMC80) ...................................................................................166
9-3 Format of 8-Bit Timer Control Register 81 (TMC81) ...................................................................................167
9-4 Format of 8-Bit Timer Control Register 82 (TMC82) ...................................................................................168
9-5 Format of 8-Bit Timer Control Register 83 (TMC83) ...................................................................................169
9-6 Timing of Interval Timer Operation..............................................................................................................171
9-7 Start Timing of 8-Bit Timer Counter 8n (TM8n) ...........................................................................................173
10-1
10-2
10-3
Block Diagram of Watchdog Timer .............................................................................................................175
Format of Watchdog Timer Clock Select Register (WDCS) ........................................................................176
Format of Watchdog Timer Mode Register (WDTM)...................................................................................177
11-1
11-2
11-3
11-4
11-5
11-6
11-7
11-8
Block Diagram of Sampling Output Timer/Detector ....................................................................................182
Format of SMTD Clock Select Register A0 (TCSA0) ..................................................................................184
Format of SMTD Clock Select Register B0 (TCSB0) ..................................................................................184
Format of SMTD Control Register 0 (TSM0)...............................................................................................185
Format of SMTD Sampling Level Setting Register 0 (SMS0)......................................................................187
Format of SMTD Sampling Pin Status Register 0 (SMD0)..........................................................................187
Timing Chart of SMO0 Output.....................................................................................................................188
Timing Chart of Sampling Detection ...........................................................................................................189
12-1
12-2
12-3
12-4
12-5
12-6
Block Diagram of MR Sampling ..................................................................................................................190
Format of MRTD Control Register 0 (TCM0) ..............................................................................................192
Format of MRTD Output Control Register 0 (TMM0) ..................................................................................193
Format of MR Sampling Control Register 0 (MRM0) ..................................................................................194
Timing Charts of MRO0/MRO1 Outputs .....................................................................................................195
Timing Example of Phase Detector.............................................................................................................196
20
User’s Manual U13655EJ2V1UD
Share Link: 