USB1T20MTCX View Datasheet(PDF) - Fairchild Semiconductor
Part Name
Description
Manufacturer
USB1T20MTCX Datasheet PDF : 9 Pages
| |||
DC Electrical Characteristics (D+/D− Pins)
Over recommended range of supply voltage and operating free air temperature (unless otherwise noted). VCC = 3.0V to 3.6V
Limits
Symbol
Parameter
Test Conditions
Temperature = −40°C to +85°C
Units
Min
Typ
Max
Input Levels
VDI
Differential Input Sensitivity
|(D+) – (D−)|
0.2
V
VCM
Differential Common Mode Range
Includes VDI Range
0.8
2.5
V
VSE
Single Ended Receiver Threshold
0.8
2.0
V
Output Levels
VOL
Static Output LOW Voltage
RL of 1.5 kΩ to 3.6V
VOH
Static Output HIGH Voltage
RL of 15 kΩ to GND
2.8
VCR
Differential Crossover
1.3
Leakage Current
0.3
V
3.6
V
2.0
V
IOZ
High Z State Data Line Leakage Current 0V < VIN < 3.3V
Capacitance
±5
µA
CIN
(Note 5)
Transceiver Capacitance
Capacitance Match
Pin-to-GND
10
pF
10
%
Output Resistance
ZDRV
(Note 4)
Driver Output Resistance
Resistance Match
Steady State Drive
4
20
Ω
10
%
Note 4: Excludes external resistor. In order to comply with USB Specification 1.1, external series resistors of 24Ω ± 1% each on D+ and D− are recom-
mended. This specification is guaranteed by design and statistical process distribution.
Note 5: This specification is guaranteed by design and statistical process distribution.
AC Electrical Characteristics (D+/D− Pins, Full Speed)
Over recommended range of supply voltage and operating free air temperature (unless otherwise noted).
VCC = 3.0V to 3.6V; CL = 50 pF; RL = 1.5 kΩ on D+ to VCC
Limits
Symbol
Parameter
Test Condition
Temperature = −40°C to +85°C
Min
Typ
Max
Driver Characteristics
10% and 90%
tR
Rise Time
tF
Fall Time
tRFM
Rise/Fall Time Matching
VCRS
Output Signal Crossover Voltage
Driver Timings
Figure 1
Figure 1
(tR/tF)
4
20
4
20
90
110
1.3
2.0
tPLH
Driver Propagation Delay
Figure 2
18
tPLH
(Vpo, Vmo/FSEO to D+/D−)
Figure 2
18
tPHZ
Driver Disable Delay
Figure 4
13
tPLZ
(OE to D+/D−)
Figure 4
13
tPZH
Driver Enable Delay
Figure 4
17
tPZL
(OE to D+/D−)
Figure 4
17
Receiver Timings
tPLH
Receiver Propagation Delay
Figure 3
16
tPHL
(D+, D− to RCV)
Figure 3
19
tPLH
Single-ended Receiver Delay
Figure 3
8
tPHL
(D+, D− to Vp, Vm)
Figure 3
8
Units
ns
%
V
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
www.fairchildsemi.com
4
Share Link: 