CA3277E View Datasheet(PDF) - Intersil
Part Name
Description
Manufacturer
CA3277E Datasheet PDF : 8 Pages
| |||
Specifications CA3277
Electrical Specifications TA = -40oC to +85oC, VBATT = 13.5V, ENABLE ON (VEN = 3.5V), IGN IN connected to BATT, OUT1 and
OUT2 bypassed with 20µF to GND, DATA IN connected through 250Ω to BATT, LOADS: OUT1 = 50mA,
OUT2 = 80mA; Unless Otherwise Specified (Refer to Figure 4 Test Circuit) (Continued)
PARAMETERS
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
DATA COMPARATOR
Data Comp Thd
VBATT VBATT VBATT
V
- 3.6 -2.9 -2.2
Data Comp Hysteresis
-
200
-
mV
DATA OUT Low
DATA OUT High
VOL
VOH
VBATT = 16V, VDATA IN = (VBATT -5V)
VBATT = 16V, VDATA IN = 16V
-
-
0.15
V
VOUT1
-
5.25
V
-0.15
DATA OUT Low Sink Current
DATA OUT High Source Current
IGNITION COMPARATOR
IOL
VDATA IN Low
IOH
VDATA IN High
-
1
-
mA
-
-50
-
µA
Ign Comp Thd
5.5
6
6.5
V
Ign Comp Hysteresis
-
200
-
mV
IGN OUT Low
IGN OUT High
IGN OUT Low Sink Current
IGN OUT High Source Current
OTHER PARAMETERS
VOL
VOH
IOL
IOH
VIGN IN Low
VIGN IN High
-
-
0.15
V
4.6
5.25
V
-
1
-
mA
-
-70
-
µA
Idle Current
Over-Voltage Shutdown
Thermal Shutdown
Ripple Rejection
IQ
VBATT = 12.6V, No Loads, VEN = VIGN IN = 0V
-
500 800
µA
VBATT(OVSD) Ramp VBATT Up Until OUT1 and OUT2 Shut-
19 20.5 23
V
down
TJ
-
150
-
oC
1VPP at 3kHz on BATT INPUT, Measure AC
45
55
-
dB
Ripple on OUT1, OUT2
NOTES:
1. For negative voltages on the BATT and IGN IN inputs, current drain is primarily reverse junction leakage, except when DATA IN, CUR
OUT, ENABLE and RESET are directly connected to BATT. (Note 2)
2. For negative voltage DATA IN, CUR OUT, ENABLE and RESET interface to NPN or equivalent on-chip structures; providing a forward
junction for current conduction into the IC. Negative current must be limited by the impedance of the external connection. This is also the
case where these terminals are interconnected to BATT, Normal application does not require the BATT connection, except for DATA IN
where a series diode for reverse current blocking may be used. (see Description text information)
3. Refer to the Electrical Characteristic TABLE for all Self-Limiting values.
4. Dissipation, approximately equals: PD ≈ [(VINIIN) + (VCUR OUTICUR OUT) - 5(IOUT1+IOUT2)], where IINVIN is IGN IN and BATT input dissi-
pation and VOUT1~VOUT2~5V. This assumes neglibible dissipation for the Ignition Comp., Reset and Data Comp. Outputs.
5. Dropout Voltage is VDO1 = (VBATT - VOUT1) for REG. OUT1 and VDO2 = (VBATT - VOUT2) for REG. OUT2
6. Reset Delay Time, tRST is the time period that the RESET (Pin 8) is low following the discharge of the CRST capacitor to ground. For test
evaluation, the CRST pin may be discharged repetitively with a transistor switch. The RESET pin switches from low to high when the
CRST pin is charged to approximately 3V. Normal ATE testing measures the source charging current. which is typically 10µA. For any
other value of Capacitor the charge time, t for reset is determined as follows: t ~308C, where C is in µF and t is in milliseconds.
(i.e. C = 0.47µF, t = 141ms)
7-41
Share Link: 