M56710FP View Datasheet(PDF) - MITSUBISHI ELECTRIC

Part Name

Description

Manufacturer

M56710FP

F2F MAGNETIC STRIPE ENCORDING CARD READER

MITSUBISHI ELECTRIC  

MITSUBISHI <CONTROL / DRIVER IC>

M56710FP

F2F MAGNETIC STRIPE ENCORDING CARD READER

DESCRIPTION

The M56710FP is a semiconductor integrated circuit of BiCMOS

structure having an F2F demodulator function for magnetic card

reader.

FEATURES

q Low current dissipation (0.7mA when on standby as a standard)

q Provided with glance-over selection input (4, 8, and 16 bits)

q Provided with output polarity (“L” active or “H” active) switching

input

q Miniature mini-mold package

q Wide operating temperature range Ta = -20 – 75°C

APPLICATION

Magnetic card reader

FUNCTION

Data signal which is read from magnetic card via magnetic head is

input from HD2 and HD1 pins, and converted into F2F pattern

signal by analog processing in amplifier OP1, differentiator OP2,

sensitivity setting circuit and waveform shaping circuit. If F2F signal

is input, the logic section glances over the prescribed number of

bits set by IB1 and IB2 input before performing digital processing,

and then outputs card reading signal CLS, read clock signal RCP,

and read data signal RDT. INV turning to “L” switches each output

of CLS, RCP and RDT from “L” active to “H” active.

• STANDARD BITS:

Let the number of glance-over bits set by IB1 and IB2 be M.

Let the Mth FC (flux change) through M+1st FC after LDI input is

turned from “L” to “H” be a standard bit with a time width of TB0.

I/O is discriminated from the next bit to this standard bit as a data

bit.

PIN CONFIGURATION (TOP VIEW)

Read control input LDI → 1

NC 2

F2F output F2F ← 3

Noise filter PKO 4

Differentiator input PKI → 5

Amplifier output AMP ← 6

Amplifier (–) input HD2 → 7

Amplifier (+) input HD1 → 8

Standard voltage VRF 9

output

Grounding GND 10

20 VCC1 Power supply

19 VCC2 Power supply

18 CX1 Oscillation capacitor

17 CX2 Oscillation capacitor

16 ← IB1 Ignore bit 1

15 ← IB2 Ignore bit 2

14 ← INV Invert input

13 → CLS Card travelling

signal output

12 → RDT Read data output

11 → RCP Read clock output

Outline 20P2N-A

NC: no connection

• I/O discrimination

Let the data bit time width of a data bit be TBn, and if there is one

next FC between the FC at the end of that bit (i.e. the beginning

of the next bit) to 5/7TBn, let the next bit (Bn+1) be data “1”, and,

if there is no FC, be data “0”.

• Output signal time width

When letting the oscillation cycle of oscillation circuit be TOSC,

• RCP output pulse width TOW • • • • • • • • • • • • • • • • • • • • • • • about 16TOSC

• RCP delay time to RDT • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • about 8TOSC

BLOCK DIAGRAM

Amplifier Differentiator

output input

Noise filter

AMP PKI

PKO

6

5

4

F2F output

F2F

3

Amplifier (-) input HD2 7

Amplifier (+) input HD1 8

Reference voltage output VRF 9

Read control input LDI 1

Ignore bit 2 IB2 15

Ignore bit 1 IB1 16

OP1

Reference

voltage

circuit

OP2

Sensitivity Waveform

setting

shaping

Control circuit

Oscillation capacitor CX2 17

Oscillation capacitor CX1 18

Oscillation

circuit

1/5

5TOSC

11 bit

downcounter

TOSC

1/7

7TOSC

11 bit

upcounter

20 VCC1 Power supply

19 VCC2 Power supply

14 INV Invert input

13 CLS Card travelling signal output

12 RDT Read data output

11 RCP Read clock output

10 GND

Share Link: