MTV012E View Datasheet(PDF) - Unspecified
Part Name
Description
Manufacturer
MTV012E Datasheet PDF : 14 Pages
| |||
MYSON
TECHNOLOGY
MTV012E
STF
P4OUT (w) :
= 1 → Enables STOUT output.
= 0 → Disables STOUT output.
Port 4 data output value.
INTFLG (w) : Interrupt flag. An interrupt event will set its individual flag, and, if the corresponding
interrupt enable bit is set, the 8051 core's INT1 source will be driven by a zero level.
Software MUST clear this register while serving the interrupt routine.
HPRchg= 1 → No action.
= 0 → Clears HSYNC presence change flag.
VPRchg= 1 → No action.
= 0 → Clears VSYNC presence change flag.
HPLchg= 1 → No action.
= 0 → Clears HSYNC polarity change flag.
VPLchg = 1 → No action.
= 0 → Clears VSYNC polarity change flag.
HFchg = 1 → No action.
= 0 → Clears HSYNC frequency change flag.
VFchg = 1 → No action.
= 0 → Clears VSYNC frequency change flag.
INTFLG (r) : Interrupt flag.
HPRchg= 1 → Indicates an HSYNC presence change.
VPRchg= 1 → Indicates a VSYNC presence change.
HPLchg= 1 → Indicates an HSYNC polarity change.
VPLchg = 1 → Indicates a VSYNC polarity change.
HFchg = 1 → Indicates an HSYNC frequency change or counter overflow.
VFchg = 1 → Indicates a VSYNC frequency change or counter overflow.
INTEN (w) :
EHPR
EVPR
EHPL
EVPL
EHF
EVF
Interrupt enabler.
= 1 → Enables HSYNC presence change interrupt.
= 1 → Enables VSYNC presence change interrupt.
= 1 → Enables HSYNC polarity change interrupt.
= 1 → Enables VSYNC polarity change interrupt.
= 1 → Enables HSYNC frequency change / counter overflow interrupt.
= 1 → Enables VSYNC frequency change / counter overflow interrupt.
5. DDC & IIC Interface
5.1 DDC1 Mode
MTV012E enters DDC1 mode after Reset. In this mode, VSYNC is used as a data clock. The HSCL pin
should remain at high. The data output to the HSDA pin is taken from 8 bytes of FIFO in MTV012E.
MTV012E fetches the data byte from FIFO, then sends it in a 9-bit packet format which includes a null bit
(=1) as packet separator. The software program should load EDID data (original stored in EEPROM)
into FIFO and take care of the FIFO depth. FIFO sets the FIFOI (FIFO low interrupt) flag when there are
fewer than N (N=2,3,4 or 5 controlled by LS1, LS0) bytes to be output to the HSDA pin. To prevent FIFO
from emptying, software needs to write EDID data to FIFO as soon as FIFOI is set. On the other hand,
FIFO sets the FIFOH flag when its capacity is full. Software should not write additional data to FIFO in
such an instance. The FIFOI interrupt can be masked or enabled by an EFIFO control bit. A simple way
to control FIFO is to set (LS1, LS0=1,0) and enable FIFOI interrupt, then software may load 4 bytes into
FIFO each time a FIFOI interrupt arises. A special control bit "LDFIFO" can reduce the software effort
when EDID data is stored in EEPROM. If LDFIFO=1, FIFO will be automatically loaded with MBUF data
when software reads MBUF XFR.
MTV012E Revision 1.2 12/23/1998
9/14
Share Link: 