CMX589A View Datasheet(PDF) - CML Microsystems Plc

Part Name

Description

Manufacturer

CMX589A

GMSK Modem

CML Microsystems Plc 

GMSK Modem

CMX589A

The output of the radio receiver's Frequency Discriminator should be fed to the CMX589A's Rx Filter by a

suitable gain and DC level adjusting circuit. This circuit can be built with external components around the on-

chip Rx Input Amplifier. The gain should be set so that the signal level at the Rx Feedback pin is nominally 1V

peak to peak (for VDD=5.0V) centered around VBIAS when receiving a continuous 1111000011110000.. data

pattern.

Positive going signal excursions at Rx Feedback pin will produce a logic ‘0’ at the Rx Data Output. Negative

going excursions will produce a logic ‘1’.

The received signal is fed through the lowpass Rx Filter, which has a -3dB corner frequency of 0.56 times the

data bit-rate, before being applied to the Level Measure and Clock and Data extraction blocks.

The Level Measuring block consists of two voltage detectors, one of which measures the amplitude of the

positive parts of the received signal. The other measures the amplitude of the negative portions. (Positive

refers to signal levels higher than VDD/2, and negative to levels lower than VDD/2.) External capacitors are

used by these detectors, via the Doc1 and Doc2 pins, to form voltage ‘hold’ or ‘integrator’ circuits. These two

levels are then used to establish the optimum DC level decision-thresholds for the Clock and Data extraction,

depending upon the Rx signal amplitude and any DC offset.

4.2.2 Rx Circuit Control Modes

The operating characteristics of the Rx Level Measurement and Clock Extraction circuits are controlled, as

shown in Table 6, by logic level inputs applied to the PLLacq, Rx HOLDN and RxDCacq pins to suit a particular

application, or to cope with changing reception conditions, reference Figure 5.

In general, a data transmission will begin with a preamble, for example, 1100110011001100, to allow the

receive modem to establish timing and level-lock as quickly as possible. After the Rx carrier has been

detected, and during the time that the preamble is expected, the RxDCacq and PLLacq Inputs should be

switched from a logic ‘0’ to a logic ‘1’ so that the Level Measuring and Clock Extraction modes are operated

and sequenced as shown.

The Rx HOLDN input should normally be held at a logic ‘1’ while data is being received, but may be driven to a

logic ‘0’ to freeze the Level Measuring Clock Extraction circuits during a fade. If a fade lasts for less than 200

bit periods, normal operation can be resumed by returning the Rx HOLDN input to a logic ‘1’ at the end of the

fade. For longer fades, it may be better to reset the Level Measuring circuits by placing the RxDCacq to a logic

‘1’ for 10 to 20 bit periods.

Rx HOLDN has no effect on the Level Measuring circuits while RxDCacq is at a logic ‘1’, and has no effect on

the PLL while PLLacq is at a logic ‘1’.

A logic ‘0’ on Rx HOLDN does not disable the Rx Clock output, and the Rx Data Extraction and S/N Detector

circuits will continue to operate.

Figure 5: Rx Mode Control Diagram

© 1998 Consumer Microcircuits Limited

9

D/589A/3

Share Link: