DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LTC1041MJ8 View Datasheet(PDF) - Linear Technology

Part Name
Description
Manufacturer
LTC1041MJ8
Linear
Linear Technology Linear
LTC1041MJ8 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
LTC1041
APPLICATIO S I FOR ATIO
RS
S1
+
CIN
(33pF)
VIN
CS
S2
V
LTC1041 DIFFERENTIAL INPUT
LTC1041 • AI01
Figure 2. Equivalent Input Circuit
RS • CIN. The ability to fully charge CIN from the signal
source during the controller’s active time is critical in
determining errors caused by the input charging current.
For source resistances less than 10k, CIN fully charges
and no error is caused by the charging current.
For RS > 10k
For source resistances greater than 10k, CIN cannot fully
charge, causing voltage errors. To minimize these errors,
an input bypass capacitor, CS, should be used. Charge is
shared between CIN and CS, causing a small voltage error.
The magnitude of this error is AV = VIN • CIN (CIN + CS). This
error can be made arbitrarily small by increasing CS.
The averaging effect of the bypass capacitor, CS, causes
another error term. Each time the input switches cycle
between the plus and minus inputs, CIN is charged and
discharged. The average input current due to this is
IAVG = VIN • CIN • fS, where fS is the sampling frequency.
Because the input current is directly proportional to the
differential input voltage, the LTC1041 can be said to have
an average input resistance of RIN = VIN/IAVG = I/(fS • CIN).
Since two comparator inputs are connected in parallel, RIN
is one half of this value (see typical curve of RIN versus
Sampling Frequency). This finite input resistance causes
an error due to the voltage divider between RS and RIN.
The input voltage error caused by both of these effects is
VERROR = VIN [2CIN/(2CIN + CS) + RS/(RS + RIN)].
Example: assume fS = 10Hz, RS = 1M, CS = 1µF, VIN = 1V,
VERROR = 1V(66µV + 660µV) = 726µV. Notice that most of
the error is caused by RIN. If the sampling frequency is
reduced to 1Hz, the voltage error from the input
impedance effects is reduced to 136µV.
Input Voltage Range
The input switches of the LTC1041 are capable of
switching either to the V+ supply or ground. Consequently,
the input voltage range includes both supply rails. This is
a further benefit of the sampling input structure.
Error Specifications
The only measurable errors on the LTC1041 are the
deviations from “ideal” of the upper and lower switching
levels (Figure 1b). From a control standpoint, the error in
the SET POINT and deadband is critical. These errors may
be defined in terms of VU and VL.
SET POINT error

VU
+
2
VL

– SET POINT
deadband error (VU – VL ) – 2 • DELTA
The specified error limits (see electrical characteristics)
include error due to offset, power supply variation, gain,
time and temperature.
Pulsed Power (VP-P) Output
It is often desirable to use the LTC1041 with resistive
networks such as bridges and voltage dividers. The power
consumed by these resistive networks can far exceed that
of the LTC1041 itself.
At low sample rates the LTC1041 spends most of its time
off. A switched power output, VP-P, is provided to drive the
input network, reducing its average power as well. VP-P is
switched to V+ during the controller’s active time (80µs)
and to a high impedance (open circuit) when internal
power is switched off.
Figure 3 shows the VP-P output circuit. The VP-P output
voltage is not precisely controlled when driving a load
(see typical curve of VP-P Output Voltage vs Load Current).
In spite of this, high precision can be achieved in two ways:
(1) driving ratiometric networks and (2) driving fast set-
tling references.
In ratiometric networks all the inputs are proportional to
VP-P (Figure 4). Consequently, the absolute value of VP-P
does not affect accuracy.
1041fa
5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]