DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

XE0068DT-ITR View Datasheet(PDF) - Xecom

Part Name
Description
Manufacturer
XE0068DT-ITR Datasheet PDF : 14 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
XE0068DT Control Register A
Table 4 below defines the XE0068DT operations set by the bits in Control Register A.
Table 4 Bit
Signal Function
0
TOUT Tone Output Control: This bit controls the tone transmit functions. A
high enables the tone output; a low turns tone output off.
1
CP/DTMF Call Progress or DTMF Mode: A logic high enables the XE0068DT to
detect call progress tones. A low enables DTMF send and receive
mode. In call progress mode a square wave representation of the
incoming signal will be presented on the CP output, IRQ enabled.
DTMF tones cannot be decoded in call progress mode.
2
IRQ
Interrupt Enable: A logic high enables the interrupt function. When
IRQ enabled and DTMF mode is selcted, the CP output will go low
when either a valid DTMF signal is received or the transmitter is ready
for more data (burst mode).
3
RSEL Register Select. A logic high on bit 3 sets the XE0068DT to select
Control Register B for the next write cycle. After writing to Control
Register B, the next control register write cycle will be directed to
Control Register A.
XE0068DT Control Register B
Table 5 below defines the XE0068DT operations set by the bits in Control Register B.
Table 4 Bit
Signal Function
0
Burst Burst Mode: A logic low enables burst mode. When Burst Mode is
activated, DTMF tones can be transmitted by writing the correct code to
the Transmit Register. The XE0068DT the transmits a tone burst of 51
milliseconds on and 51 milliseconds off. In call progress mode the
duration of the tone burst and pause after the tone burst are doubled to
102 milliseconds. When not in Burst Mode the XE0068DT transmits
the tone as long as TOUT, Status Register A, is active.
1
Test
Test Mode: A logic high enables the Test Mode in the XE0068DT.
When the Test and DTMF modes are selected, the signal on CP reflects
the state of the delayed steering bit of the status register.
2
S/D
Single or Dual Tone Generation: A logic high sets the XE0068DT to
generate a single tone rather than transmiting two tones.
3
C/R
Column or Row: Control Register B bit 3 determines if the row or
column tone is transmitted when single tone operation is selected. A
logic high selects the row tone output
XECOM
(6)
XE0068DT

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]