XWM8711EDS View Datasheet(PDF) - Wolfson Microelectronics plc
Part Name
Description
Manufacturer
XWM8711EDS Datasheet PDF : 36 Pages
| |||
WM8711
DIGITAL AUDIO INTERFACE – MASTER MODE
Product Preview
BCLK
(Output)
DACLRC
(Output)
DACDAT
tDLT
tDL
tDHT
Figure 2 Digital Audio Data Timing - Master Mode
Test Conditions
AVDD, HPVDD, DVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, TA = +25oC, Slave Mode, fs = 48kHz, XTI/MCLK =
256fs unless otherwise stated.
PARAMETER
SYMBOL
Audio Data Input Timing Information
DACLRC propagation delay
tDL
from BCLK falling edge
DACDAT setup time to
tDST
BCLCK rising edge
DACDAT hold time from
tDHT
BCLK rising edge
TEST CONDITIONS
MIN
TYP
MAX
UNIT
0
10
ns
10
ns
10
ns
DIGITAL AUDIO INTERFACE – SLAVE MODE
BCLK
(Input)
tBCH
tBCY
tBCL
DACLRC
(Input)
DACDAT
tDS
tLRH
tLRSU
Figure 3 Digital Audio Data Timing – Slave Mode
Test Conditions
AVDD, HPVDD, DVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, TA = +25oC, slave mode, fs = 48kHz, MCLK = 256fs
unless otherwise stated.
PARAMETER
SYMBOL
Audio Data Input Timing Information
BCLK cycle time
BCLK pulse width high
BCLK pulse width low
DACLRC set-up time to
BCLK rising edge
tBCY
tBCH
tBCL
tLRSU
DACLRC hold time from
tLRH
BCLK rising edge
DACDAT set-up time to
tDS
BCLK rising edge
TEST CONDITIONS
MIN
TYP
MAX
UNIT
50
ns
20
ns
20
ns
10
ns
10
ns
10
ns
WOLFSON MICROELECTRONICS LTD
PP Rev 1.2 November 2000
7
Share Link: 