AT90PWM2 View Datasheet(PDF) - Atmel Corporation
Part Name
Description
Manufacturer
AT90PWM2 Datasheet PDF : 365 Pages
| |||
4.1 Block Diagram
Figure 4-1. Block Diagram
8Kx8 Flash
Program
Memory
Instruction
Register
Instruction
Decoder
Control Lines
Program
Counter
AT90PWM2/3/2B/3B
Data Bus 8-bit
Status
and Control
32 x 8
General
Purpose
Registrers
ALU
Data
SRAM
512 bytes
EEPROM
512 bytes
I/O Lines
Interrupt
Unit
SPI
Unit
Watchdog
Timer
3 Analog
Comparators
DALI USART
Timer 0
Timer 1
ADC
DAC
PSC 2/1/0
The AVR core combines a rich instruction set with 32 general purpose working registers. All the
32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent
registers to be accessed in one single instruction executed in one clock cycle. The resulting
architecture is more code efficient while achieving throughputs up to ten times faster than con-
ventional CISC microcontrollers.
The AT90PWM2/2B/3/3B provides the following features: 8K bytes of In-System Programmable
Flash with Read-While-Write capabilities, 512 bytes EEPROM, 512 bytes SRAM, 53 general
purpose I/O lines, 32 general purpose working registers, three Power Stage Controllers, two
flexible Timer/Counters with compare modes and PWM, one USART with DALI mode, an 11-
channel 10-bit ADC with two differential input stage with programmable gain, a 10-bit DAC, a
programmable Watchdog Timer with Internal Oscillator, an SPI serial port, an On-chip Debug
system and four software selectable power saving modes.
8
4317K–AVR–03/2013
Share Link: 