DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LTC4440-5 View Datasheet(PDF) - Linear Technology

Part Name
Description
Manufacturer
LTC4440-5 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LTC4440-5
PI FU CTIO S
Exposed Pad MS8E Package
INP (Pin 1): Input Signal. TTL/CMOS compatible input
referenced to GND (Pin 2).
GND (Pins 2, 4): Chip Ground.
VCC (Pin 3): Chip Supply. This pin powers the internal low
side circuitry. A low ESR ceramic bypass capacitor should
be tied between this pin and the GND pin (Pin 2).
NC (Pin 5): No Connect. No connection required. For
convenience, this pin may be tied to Pin 6 (BOOST) on the
application board.
BOOST (Pin 6): High Side Bootstrapped Supply. An exter-
nal capacitor should be tied between this pin and TS
(Pin 8). Normally, a bootstrap diode is connected between
VCC (Pin 3) and this pin. Voltage swing at this pin is from
VCC – VD to VIN + VCC – VD, where VD is the forward voltage
drop of the bootstrap diode.
TG (Pin 7): High Current Gate Driver Output (Top Gate).
This pin swings between TS and BOOST.
TS (Pin 8): Top (High Side) source connection or GND if
used in ground referenced applications.
Exposed Pad (Pin 9): Ground. Must be electrically con-
nected to Pins 2 and 4 and soldered to PCB ground for
optimum thermal performance.
BLOCK DIAGRA
4V TO 15V
VCC UNDERVOLTAGE
LOCKOUT
GND
INP
BOOST
TG
TS
BOOST
LEVEL SHIFTER
GND
TS
VIN
UP TO 60V,
TRANSIENT
UP TO 80V
44405 BD
WU
W
TI I G DIAGRA
INPUT (INP)
OUTPUT (TG)
INPUT RISE/FALL TIME < 10ns
VIH
VIL
tr
tPLH
tf
tPHL
90%
10%
4440 TD
6
44405fa

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]