SST25VF020B-80-4I-SAE View Datasheet(PDF) - Microchip Technology
Part Name
Description
Manufacturer
SST25VF020B-80-4I-SAE Datasheet PDF : 35 Pages
| |||
A Microchip Technology Company
2 Mbit SPI Serial Flash
SST25VF020B
Data Sheet
Instructions
Instructions are used to read, write (Erase and Program), and configure the SST25VF020B. The
instruction bus cycles are 8 bits each for commands (Op Code), data, and addresses. Prior to execut-
ing any Byte-Program, Auto Address Increment (AAI) programming, Sector-Erase, Block-Erase, Write-
Status-Register, or Chip-Erase instructions, the Write-Enable (WREN) instruction must be executed
first. The complete list of instructions is provided in Table 6. All instructions are synchronized off a high
to low transition of CE#. Inputs will be accepted on the rising edge of SCK starting with the most signif-
icant bit. CE# must be driven low before an instruction is entered and must be driven high after the last
bit of the instruction has been shifted in (except for Read, Read-ID, and Read-Status-Register instruc-
tions). Any low to high transition on CE#, before receiving the last bit of an instruction bus cycle, will
terminate the instruction in progress and return the device to standby mode. Instruction commands
(Op Code), addresses, and data are all input from the most significant bit (MSB) first.
Table 6: Device Operation Instructions
Instruction
Description
Address Dummy Data
Op Code Cycle1 Cycle(s)2 Cycle(s) Cycle(s)
Read
Read Memory
0000 0011b (03H)
3
0
1 to ∞
High-Speed Read Read Memory at higher speed 0000 1011b (0BH)
3
4 KByte Sector-Erase3 Erase 4 KByte of memory array
0010 0000b (20H)
3
32 KByte Block-Erase4 Erase 32 KByte block of memory array 0101 0010b (52H)
3
1
1 to ∞
0
0
0
0
64 KByte Block-Erase5 Erase 64 KByte block of memory array 1101 1000b (D8H)
3
0
0
Chip-Erase
Erase Full Memory Array
0110 0000b (60H) or
0
1100 0111b (C7H)
0
0
Byte-Program
To Program One Data Byte
0000 0010b (02H)
3
AAI-Word-Program6 Auto Address Increment Programming 1010 1101b (ADH)
3
RDSR7
Read-Status-Register
0000 0101b (05H)
0
0
1
0
2 to ∞
0
1 to ∞
RDSR1
Read-Status-Register 1
0011 0101b (35H)
0
0
1 to ∞
EWSR
Enable-Write-Status-Register
0101b 0000b (50H)
0
0
0
WRSR
Write-Status-Register
0000 0001b (01H)
0
0
1 or 2
WREN
Write-Enable
0000 0110b (06H)
0
0
0
WRDI
Write-Disable
0000 0100b (04H)
0
0
0
RDID8
Read-ID
1001 0000b (90H) or
3
1010 1011b (ABH)
0
1 to ∞
JEDEC-ID
JEDEC ID read
1001 1111b (9FH)
0
0
3 to ∞
EBSY
Enable SO to output RY/BY# status 0111 0000b (70H)
0
during AAI programming
0
0
DBSY
Disable SO as RY/BY#
1000 0000b (80H)
0
status during AAI programming
0
0
T6.0 1417
1. One bus cycle is eight clock periods.
2. Address bits above the most significant bit of each density can be VIL or VIH.
3. 4KByte Sector Erase addresses: use AMS-A12, remaining addresses are don’t care but must be set either at VIL or VIH.
4. 32KByte Block Erase addresses: use AMS-A15, remaining addresses are don’t care but must be set either at VIL or VIH.
5. 64KByte Block Erase addresses: use AMS-A16, remaining addresses are don’t care but must be set either at VIL or VIH.
6. To continue programming to the next sequential address location, enter the 8-bit command, ADH, followed by 2 bytes of
data to be programmed. Data Byte 0 will be programmed into the initial address [A23-A1] with A0=0, Data Byte 1 will be
programmed into the
initial address [A23-A1] with A0=1.
7. The Read-Status-Register is continuous with ongoing clock cycles until terminated by a low to high transition on CE#.
8. Manufacturer’s ID is read with A0=0, and Device ID is read with A0=1. All other address bits are 00H. The Manufac-
turer’s ID and device ID output stream is continuous until terminated by a low-to-high transition on CE#.
©2011 Silicon Storage Technology, Inc.
10
S71417-03-000
02/11
Share Link: 