DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

IT8510E View Datasheet(PDF) - ITE Tech. INC.

Part Name
Description
Manufacturer
IT8510E
ITE
ITE Tech. INC. ITE
IT8510E Datasheet PDF : 284 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
IT8510E
7.14.2 Features ............................................................................................................................. 243
7.14.3 Functional Description........................................................................................................ 243
7.14.3.1 External Timer Operation ...................................................................................... 243
7.14.3.2 External WDT Operation ....................................................................................... 244
7.14.4 EC Interface Registers ....................................................................................................... 244
7.14.4.1 External Timer/WDT Configuration Register (ETWCFG) ...................................... 244
7.14.4.2 External Timer Prescaler Register (ETPSR) ......................................................... 245
7.14.4.3 External Timer Counter High Byte (ETCNTLHR) .................................................. 245
7.14.4.4 External Timer Counter Low Byte (ETCNTLLR) ................................................... 245
7.14.4.5 External Timer/WDT Control Register (ETWCTRL) .............................................. 245
7.14.4.6 External WDT Counter High Byte (EWDCNTLHR) ............................................... 246
7.14.4.7 External WDT Counter (EWDCNTLLR)................................................................. 246
7.14.4.8 External WDT Key Register (EWDKEYR) ............................................................. 246
7.14.4.9 Reset Scratch Register (RSTSCR) ....................................................................... 246
7.14.4.10 Chip Version (ECHIPVER) .................................................................................... 247
7.15 Print Port (PP) ................................................................................................................................. 248
7.15.1 Overview............................................................................................................................. 248
7.15.2 Features ............................................................................................................................. 248
7.15.3 Functional Description........................................................................................................ 248
7.15.3.1 KBS Connection with Printer Port Connector........................................................ 248
7.15.3.2 In-System Programming Operation ....................................................................... 248
8. DC Characteristics ..................................................................................................................................... 251
Applied Voltage of VSTBY, VCC, AVCC, VBAT………….. 0.3V to +3.6V .................................................. 251
9. AC Characteristics ..................................................................................................................................... 253
10. Analog Device Characteristics................................................................................................................... 261
11. Package Information .................................................................................................................................. 263
12. Ordering Information .................................................................................................................................. 267
FIGURES
Figure 3-1. Host/Flash and EC/Flash Mapping (General)................................................................................... 6
Figure 3-2. Host/Flash and EC/Flash Mapping (Flash Size = 512k, EC Code = 64k, No User-Defined, a specific
example) ..................................................................................................................................................... 7
Figure 3-3. EC 8032 Data/Code Memory Map.................................................................................................... 9
Figure 5-1. Power State Transitions.................................................................................................................. 23
Figure 5-2. Clock Tree....................................................................................................................................... 31
Figure 5-3. LED connection............................................................................................................................... 37
Figure 6-1. Host View Register Map via Index-Data Pair ................................................................................. 47
Figure 6-2. Program Flow Chart for PNPCFG .................................................................................................. 68
Figure 6-3. Late Write and Early Write.............................................................................................................. 73
Figure 6-4. Fast Read and Normal Read .......................................................................................................... 73
Figure 6-5. Minimum Latency Timing of Flash Memory Read Cycle ................................................................ 74
Figure 6-6. Minimum Latency Timing of Flash Memory Read Cycle in LPC Burst........................................... 75
Figure 6-7. Minimum Latency Timing of Flash Memory Write Cycle ................................................................ 75
Figure 6-8. Wakeup Event and Gathering Scheme .......................................................................................... 86
Figure 6-9. KBRST# Output Scheme................................................................................................................ 89
Figure 6-10. GA20 Output Scheme................................................................................................................... 89
Figure 6-11. KBC Host Interface Block Diagram............................................................................................... 98
www.ite.com.tw
x
IT8510E/TE/G V0.7.2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]