LXT310 View Datasheet(PDF) - LevelOne
Part Name
Description
Manufacturer
LXT310 Datasheet PDF : 18 Pages
| |||
$SSOLFDWLRQ ,QIRUPDWLRQ
$33/,&$7,21 ,1)250$7,21
)LJXUH èã 7\SLFDO /$71 'HFRGLQJ &LUFXLW
9FF
5&/.
&, &2
4
5
&, &2
4
5
/$71
4'
4'
/ì
/ë
/$71 'HFRGLQJ &LUFXLWV DQG
([WHUQDO &RPSRQHQWV
To conserve pins, the line attenuation output is encoded as
a simple serial bit stream. Table 4 provides the decoded
output for each equalizer setting. Figure 5 is a typical
decoding circuit for the LATN output. It uses a 2-bit syn-
chronous counter (half of a 4-bit counter) with synchronous
reset, and a pair of flip-flops. Table 5 lists approved crys-
tals and transformers.
7DEOH éã /$71 2XWSXW &RGLQJ
/ì
/ë
/LQH $WWHQXDWLRQ
í
í
í
ì
ì
í
ì
ì
íïí G%
ðæïè G%
ðìèïí G%
ðëëïè G%
7DEOH èã $SSURYHG &U\VWDOV DQG 7UDQVIRUPHUV
&RPSRQHQW
0DQXIDFWXUHU
&U\VWDO
0ð7URQ
õçïìæç 0+]ô 0RQLWRU 3URGXFWV
&76 .QLJKWV
9DOSH\ )LVKHU
8ï6ï &U\VWDO
7[ 7UDQVIRUPHU %HOO )XVH
õìãëô
)(( )LOð0DJ
0LGFRP
3XOVH (QJLQHHULQJ
6FKRWW &RUS
+$/2
5[ 7UDQIRUPHU )(( )LOð0DJ
õìãìô
0LGFRP
3XOVH (QJLQHHULQJ
6FKRWW &RUS
+$/2
3DUW 1XPEHUV
03ðì êåíåðíìí î éìééðííë
06&ìêììðíì%
çìæçðìåí
9)éä$ìç)1ì
8ìåðìåðçìæç63
íèèêðèííçð,&
çç=ìêíå
çæìðèåêë
çèêèìñ çèææì
çæìëæêæí DQG çæìêíåèí
7'çìðìëíè* DQG 7'çæðìëíè* õFRPER 7[î5[ô
)( åííçðìèè
çæìðèæäë
çéäêç DQG çèææå
çæìêíåéí DQG çæìíäèìí
7'çìðìëíè* DQG 7'çæðìëíè* õFRPER 7[î5[ô
êðä
L1
Share Link: 