DM9301 View Datasheet(PDF) - Davicom Semiconductor, Inc.
Part Name
Description
Manufacturer
DM9301 Datasheet PDF : 22 Pages
| |||
DM9301
100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter
Diagnostic Port Interface (Continued)
39, 40
MUXCTL1,
I
MUXCTL0
65, 54,
TPO6, TPO5,
O
55, 57,
TPO4, TPO3,
58, 60,
TPO2, TPO1,
61
TPO0
92, 91, 89,
TPI3, TPI2, TPI1,
I
88
TPI0,
Mux. Control 1 and 0:
Used for testing the DM9301 Data Paths. Set to zero for
normal operation.
Initiated at a H/W reset. Active high.
MUXCTL1 MUXCTL0
DATA PATH
0
0
Normal, FX to TX and TX to FX
1
0
TX Transmit from TXD[4:0]
TXCLK from TX PLL
TX Receive to RXD[4:0]
RXCLK from TX receive clock
0
1
FX Transmit from TXD[4:0]
TXCLK from FX PLL
FX Receive to RXD[4:0]
RXCLK from FX receive clock
1
1
TX Transmit from TXD[4:0]
TXCLK from TX PLL
FX Receive to RXD[4:0]
RXCLK from FX receive clock
Test Port Output:
Reflects the DM9301 internal status. Selection of status
indicators is made by using TPEN and TPMUX.
Initiated at a H/W reset. Active high.
Test Port Input:
Controls the DM9301 internal test features. Selection of
input control is made by using TPEN and TPMUX.
TPEN must be true (one) for this signal to take effect.
Initiated at a H/W reset. Active high.
8
Final
Version: DM9301-DS-F02
May 8, 2000
Share Link: 