S25FL256SDSBFIQ01 View Datasheet(PDF) - Cypress Semiconductor
Part Name
Description
Manufacturer
S25FL256SDSBFIQ01
Cypress Semiconductor
S25FL256SDSBFIQ01 Datasheet PDF : 144 Pages
| |||
S25FL128S, S25FL256S
Contents
Features
Performance Summary ........................................................ 2
1. Overview ....................................................................... 5
1.1 General Description ....................................................... 5
1.2 Migration Notes.............................................................. 6
1.3 Glossary......................................................................... 8
1.4 Other Resources............................................................ 8
Hardware Interface
2. Signal Descriptions ..................................................... 9
2.1 Input/Output Summary................................................... 9
2.2 Address and Data Configuration.................................. 10
2.3 RESET# ....................................................................... 10
2.4 Serial Clock (SCK) ....................................................... 10
2.5 Chip Select (CS#) ........................................................ 10
2.6 Serial Input (SI) / IO0 ................................................... 11
2.7 Serial Output (SO) / IO1............................................... 11
2.8 Write Protect (WP#) / IO2 ............................................ 11
2.9 Hold (HOLD#) / IO3 ..................................................... 11
2.10 Core Voltage Supply (VCC) .......................................... 12
2.11 Versatile I/O Power Supply (VIO) ................................. 12
2.12 Supply and Signal Ground (VSS) ................................. 12
2.13 Not Connected (NC) .................................................... 12
2.14 Reserved for Future Use (RFU)................................... 12
2.15 Do Not Use (DNU) ....................................................... 12
2.16 Block Diagrams............................................................ 13
3. Signal Protocols......................................................... 14
3.1 SPI Clock Modes ......................................................... 14
3.2 Command Protocol ...................................................... 15
3.3 Interface States............................................................ 19
3.4 Configuration Register Effects on the Interface ........... 24
3.5 Data Protection ............................................................ 24
4. Electrical Specifications............................................ 25
4.1 Absolute Maximum Ratings ......................................... 25
4.2 Operating Ranges........................................................ 25
4.3 Power-Up and Power-Down ........................................ 26
4.4 DC Characteristics ....................................................... 28
5. Timing Specifications ................................................ 29
5.1 Key to Switching Waveforms ....................................... 29
5.2 AC Test Conditions ...................................................... 29
5.3 Reset............................................................................ 30
5.4 SDR AC Characteristics............................................... 32
5.5 DDR AC Characteristics .............................................. 36
6. Physical Interface ...................................................... 38
6.1 SOIC 16-Lead Package ............................................... 38
6.2 WSON Package........................................................... 40
6.3 FAB024 24-Ball BGA Package .................................... 41
6.4 FAC024 24-Ball BGA Package .................................... 43
Software Interface
7. Address Space Maps ................................................. 45
7.1 Overview ...................................................................... 45
7.2 Flash Memory Array...................................................... 45
7.3 ID-CFI Address Space .................................................. 47
7.4 OTP Address Space ..................................................... 47
7.5 Registers....................................................................... 48
8. Data Protection ........................................................... 57
8.1 Secure Silicon Region (OTP)........................................ 57
8.2 Write Enable Command................................................ 57
8.3 Block Protection ............................................................ 58
8.4 Advanced Sector Protection ......................................... 59
9. Commands .................................................................. 63
9.1 Command Set Summary............................................... 64
9.2 Identification Commands .............................................. 70
9.3 Register Access Commands......................................... 72
9.4 Read Memory Array Commands .................................. 82
9.5 Program Flash Array Commands ................................. 98
9.6 Erase Flash Array Commands.................................... 103
9.7 One Time Program Array Commands ........................ 109
9.8 Advanced Sector Protection Commands .................... 110
9.9 Reset Commands ....................................................... 116
9.10 Embedded Algorithm Performance Tables ................. 117
10. Software Interface Reference .................................. 118
10.1 Command Summary ................................................... 118
10.2 Device ID and Common Flash Interface (ID-CFI)
Address Map............................................................... 120
10.3 Registers..................................................................... 132
10.4 Initial Delivery State .................................................... 135
Ordering Information
11 Ordering Information FL128S and FL256S ............. 136
12. Contacting Cypress .................................................. 137
13. Revision History........................................................ 138
Document Number: 001-98283 Rev. *I
Page 4 of 144
Share Link: