7C1338-100 View Datasheet(PDF) - Cypress Semiconductor

Part Name

Description

Manufacturer

7C1338-100

128K x 32 Synchronous-Flow-Through 3.3V Cache RAM

Cypress Semiconductor 

Timing Diagrams

Write Cycle Timing[13, 14]

CY7C1338

CLK

tADS

ADSP

ADSC

ADV

Single Write

tCYC

tADH

tADS

tADH

tADVS

tADVH

Burst Write

tCH

Pipelined Write

tCL ADSP ignored with CE1 inactive

ADSC initiated write

Unselected

tAS

ADV Must Be Inactive for ADSP Write

ADD

WD1

WD2

tAH

GW

WE

tWS tWH

tWH

tWS

tCES tCEH

CE1

tCES

CE2

tCEH

CE1 masks ADSP

WD3

Unselected with CE2

CE3

tCES

OE

tCEH

tDH

tDS

Data- High-Z

11aa

In

2a

2b

= UNDEFINED

2c

2d

3a

= DON’T CARE

High-Z

Notes:

13. WE is the combination of BWE, BW[3:0] and GW to define a write cycle (see Write Cycle Descriptions table).

14. WDx stands for Write Data to Address X.

10

Share Link: