DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

WM8199 View Datasheet(PDF) - Cirrus Logic

Part Name
Description
Manufacturer
WM8199
CIRRUS
Cirrus Logic CIRRUS
WM8199 Datasheet PDF : 32 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
w
20MSPS 16-bit CCD Digitiser
WM8199
DESCRIPTION
The WM8199 is a 16-bit analogue front end/digitiser IC
which processes and digitises the analogue output signals
from CCD sensors or Contact Image Sensors (CIS) at pixel
sample rates of up to 20MSPS.
The device includes three analogue signal processing
channels each of which contains Reset Level Clamping,
Correlated Double Sampling and Programmable Gain and
Offset adjust functions. Three multiplexers allow single
channel processing. The output from each of these
channels is time multiplexed into a single high-speed 16-bit
Analogue to Digital Converter. The digital output data is
available in 8 or 4-bit wide multiplexed format.
An internal 4-bit DAC is supplied for internal reference level
generation. This may be used during CDS to reference CIS
signals or during Reset Level Clamping to clamp CCD
signals. An external reference level may also be supplied.
ADC references are generated internally, ensuring optimum
performance from the device.
Using an analogue supply voltage of 5V and a digital
interface supply of either 5V or 3.3V, the WM8199 typically
only consumes 358mW when operating from a single
5V supply.
FEATURES
16-bit ADC
20MSPS conversion rate
30MSPS conversion rate at 8-bits
Low power – 358mW typical
5V single supply or 5V/3.3V dual supply operation
Single or 3 channel operation
Correlated double sampling
Programmable gain (8-bit resolution)
Programmable offset adjust (8-bit resolution)
Programmable clamp voltage
8 or 4-bit wide multiplexed data output formats
Internally generated voltage references
28-lead SSOP package
Serial control interface
APPLICATIONS
Flatbed and sheetfeed scanners
USB compatible scanners
Multi-function peripherals
High-performance CCD sensor interface
BLOCK DIAGRAM
VRLC/VBIAS
VSMP MCLK
AVDD DVDD1 DVDD2
RINP
CL
RLC
RS VS
M
U
X
TIMING CONTROL
w
WM8199
CDS
RM 8
GU
X
B
OFFSET
DAC
VREF/BIAS
+ PGA
RM
GU
X
B
I/P SIGNAL
8
POLARITY
ADJUST
GINP
RLC
CDS
+ PGA
8
OFFSET
DAC
8
I/P SIGNAL
POLARITY
ADJUST
VRT VRX VRB
+
M
+U
X
16-
BIT
ADC
DATA
I/O
PORT
BINP
RLC
RLC 4
DAC
CDS
+ PGA
+
8
OFFSET
DAC
8
I/P SIGNAL
POLARITY
ADJUST
CONFIGURABLE
SERIAL
CONTROL
INTERFACE
OEB
OP[0]
OP[1]
OP[2]
OP[3]
OP[4]
OP[5]
OP[6]
OP[7]/SDO
SEN
SCK
SDI
RLC/ACYC
AGND1
AGND2
DGND
WOLFSON MICROELECTRONICS plc
To receive regular email updates, sign up at http://www.wolfsonmicro.com/enews/
Production Data, July 2008, Rev 4.4
Copyright ©2008 Wolfson Microelectronics plc

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]