EL5130 View Datasheet(PDF) - Renesas Electronics
Part Name
Description
Manufacturer
EL5130 Datasheet PDF : 12 Pages
| |||
EL5130, EL5131
Typical Performance Curves
JEDEC JESD51-7 HIGH EFFECTIVE THERMAL
1.4 CONDUCTIVITY TEST BOARD
1.2
1 909mW
0.8
0.6
435mW
JA =110S°OC8/W
0.4
0.2
JA =S2O3T02°3C-/5W
0
0
25
50
75 85 100 125 150
AMBIENT TEMPERATURE (°C)
FIGURE 42. PACKAGE POWER DISSIPATION vs AMBIENT
TEMPERATURE
JEDEC JESD51-3 LOW EFFECTIVE THERMAL
1 CONDUCTIVITY TEST BOARD
0.9
0.8
0.7 625mW
0.6
0.5
0.4
JA
391mW
=16S0°OC8/W
0.3
0.2
JA =S2O5T62°C3-/W5
0.1
0
0
25
50
75 85 100 125 150
AMBIENT TEMPERATURE (°C)
FIGURE 43. PACKAGE POWER DISSIPATION vs AMBIENT
TEMPERATURE
© Copyright Intersil Americas LLC 2003-2010. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.
For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such
modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are
current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its
subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN7381 Rev 5.00
May 28, 2010
Page 10 of 12
Share Link: 