P89LPC914 View Datasheet(PDF) - NXP Semiconductors.

Part Name

Description

Manufacturer

P89LPC914

8-bit microcontrollers with two-clock 80C51 core, 1 kB 3 V flash with 128-byte RAM

NXP Semiconductors. 

NXP Semiconductors

P89LPC912/913/914

8-bit microcontrollers with two-clock 80C51 core

I Serial flash In-Circuit Programming (ICP) allows simple production coding with

commercial EPROM programmers. Flash security bits prevent reading of sensitive

application programs.

I Watchdog timer with separate on-chip oscillator, requiring no external components.

The watchdog prescaler is selectable from eight values.

I Low voltage reset (brownout detect) allows a graceful system shutdown when power

fails. May optionally be configured as an interrupt.

I Idle and two different power-down reduced power modes. Improved wake-up from

Power-down mode (a LOW interrupt input starts execution). Typical power-down

current is 1 µA (total power-down with voltage comparators disabled).

I Active-LOW reset. On-chip power-on reset allows operation without external reset

components. A reset counter and reset glitch suppression circuitry prevent spurious

and incomplete resets. A software reset function is also available.

I Configurable on-chip oscillator with frequency range options selected by user

programmed flash configuration bits. Oscillator options support frequencies from

20 kHz to the maximum operating frequency of 18 MHz (P89LPC912, P89LPC913).

I Oscillator fail detect. The watchdog timer has a separate fully on-chip oscillator

allowing it to perform an oscillator fail detect function.

I Programmable port output configuration options: quasi-bidirectional, open-drain,

push-pull, input-only.

I Port ‘input pattern match’ detect. Port 0 may generate an interrupt when the value of

the pins match or do not match a programmable pattern.

I LED drive capability (20 mA) on all port pins. A maximum limit is specified for the

entire chip.

I Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns

minimum ramp times.

I Only power and ground connections are required to operate the P89LPC912/913/914

when internal reset option is selected.

I Four interrupt priority levels.

I Four keypad interrupt inputs.

I Second data pointer.

I Schmitt trigger port inputs.

I Emulation support.

P89LPC912_913_914_5

Product data sheet

Rev. 05 — 28 September 2007

© NXP B.V. 2007. All rights reserved.

2 of 66

Share Link: