MCF5272 View Datasheet(PDF) - Motorola => Freescale
Part Name
Description
Manufacturer
MCF5272 Datasheet PDF : 550 Pages
| |||
Paragraph
Number
CONTENTS
Title
Chapter 4
Local Memory
Page
Number
4.1
4.2
4.3
4.3.1
4.3.2
4.3.2.1
4.3.2.2
4.3.2.3
4.4
4.4.1
4.4.2
4.4.2.1
4.4.2.2
4.5
4.5.1
4.5.2
4.5.2.1
4.5.2.2
4.5.2.3
4.5.2.3.1
4.5.2.3.2
4.5.2.4
4.5.2.5
4.5.3
4.5.3.1
4.5.3.2
Interactions between Local Memory Modules ................................................... 4-1
Local Memory Registers..................................................................................... 4-2
SRAM Overview ................................................................................................ 4-2
SRAM Operation ............................................................................................ 4-2
SRAM Programming Model........................................................................... 4-2
SRAM Base Address Register (RAMBAR)............................................... 4-3
SRAM Initialization.................................................................................... 4-4
Programming RAMBAR for Power Management ..................................... 4-5
ROM Overview................................................................................................... 4-5
ROM Operation .............................................................................................. 4-5
ROM Programming Model............................................................................. 4-6
ROM Base Address Register (ROMBAR) ................................................. 4-6
Programming ROMBAR for Power Management ..................................... 4-7
Instruction Cache Overview ............................................................................... 4-7
Instruction Cache Physical Organization........................................................ 4-7
Instruction Cache Operation ........................................................................... 4-9
Interaction with Other Modules.................................................................. 4-9
Cache Coherency and Invalidation ............................................................. 4-9
Caching Modes ........................................................................................... 4-9
Cacheable Accesses .............................................................................. 4-10
Cache-Inhibited Accesses..................................................................... 4-10
Reset ......................................................................................................... 4-11
Cache Miss Fetch Algorithm/Line Fills ................................................... 4-11
Instruction Cache Programming Model........................................................ 4-12
Cache Control Register (CACR) .............................................................. 4-13
Access Control Registers (ACR0 and ACR1) .......................................... 4-15
5.1
5.2
5.3
5.3.1
5.4
5.4.1
5.4.2
5.4.3
5.4.4
Chapter 5
Debug Support
Overview............................................................................................................. 5-1
Signal Description............................................................................................... 5-2
Real-Time Trace Support.................................................................................... 5-2
Begin Execution of Taken Branch (PST = 0x5) ............................................. 5-4
Programming Model ........................................................................................... 5-5
Revision A Shared Debug Resources ............................................................. 5-7
Address Attribute Trigger Register (AATR) .................................................. 5-7
Address Breakpoint Registers (ABLR, ABHR) ............................................. 5-8
Configuration/Status Register (CSR).............................................................. 5-9
MOTOROLA
Contents
vii
Share Link: 