IDT79R4650-100DP(2000) View Datasheet(PDF) - Integrated Device Technology
Part Name
Description
Manufacturer
IDT79R4650-100DP
(Rev.:2000)
(Rev.:2000)
Integrated Device Technology
IDT79R4650-100DP Datasheet PDF : 25 Pages
| |||
IDT79RC4650™
calculated using the thermal resistance from case to ambient (∅CA) of
the given package. The following equation relates ambient and case
temperatures:
TA = TC - P * ∅CA
where P is the maximum power consumption at hot temperature,
calculated by using the maximum ICC specification for the device.
Typical values for ∅CA at various airflows are shown in Table 6.
∅&$
$LUIORZ#+IW2PLQ, 3 533 733 933 ;33 4333
208 QFP (DP)
21 13 10 9
8
7
Table 6 Thermal Resistance (∅CA) at Various Airflows
Note that the RC4650 implements advanced power management to
substantially reduce the average power dissipation of the device. This
operation is described in the IDT79RC4640 and IDT79RC4650 RISC
Processor Hardware User’s Manual.
'DWD#6KHHW#5HYLVLRQ#+LVWRU\
&KDQJHV#WR#YHUVLRQ#GDWHG#6HSWHPEHU#4<<8=
AC Electrical Characteristics:
– In System Interface Parameters tables (RC4650 and
RV4650), Data Setup and Data Hold minimums changed.
&KDQJHV#WR#YHUVLRQ#GDWHG#0DUFK#4<<:=
Features:
– Added 150 MHz operation frequency.
– Upgraded spec to “final.”
&KDQJHV#WR#YHUVLRQ#GDWHG#0DUFK#4<<;=
– Added 200 MHz operation frequency.
&KDQJHV#WR#YHUVLRQ#GDWHG#$SULO#4<<;
Features:
– Changed dhrystone/sec reference
Power Consumption (RV4650):
– Upgraded System Condition Icc active parameters
Clock Parameters:
– Changed MasterClock period to 200MHz
&KDQJHV#WR#YHUVLRQ#GDWHG#)HEUXDU\#4<<<
Packaging:
– MQUAD packaging changed to PQUAD (DP)
&KDQJHV#WR#YHUVLRQ#GDWHG#-XQH#4<<<
– Added 267 MHz speed to the RV4650, removed 100MHz from
the RV4650
&KDQJHV#WR#YHUVLRQ#GDWHG#-XO\#4<<<
– Corrected several incorrect references to figures and tables.
&KDQJHV#WR#YHUVLRQ#GDWHG#0DUFK#5333
– Replaced existing figure in Mode Configuration Interface
Reset Sequence section with 3 reset figures.
– Revised values in System Interface Parameters table.
MasterClock
SysAD
SysCmd
ValidOut
ValidIn
RdRdy
WrRdy
Release
Addr Data0 Data1
Write CData CData
Data2 Data3
CData CEOD
Figure 5 RC4650 Block Write Request (64-bit system interface)
10 of 25
March 28, 2000
Share Link: