CL7160S View Datasheet(PDF) - Clear Logic
Part Name
Description
Manufacturer
CL7160S Datasheet PDF : 14 Pages
| |||
CL7160E and CL7160S Laser Processed Logic Devices
Macrocell Diagram
Local Array
Product
Term
Select
Matrix
Global Global
Clear Clocks
2
Parallel Logic
Expanders
Fast Input Configurable
Select
Register
Register
Bypass
Clock/
Enable
Select
Clear VCC
Select
D PRN Q
ENA
CLRN
from
I/O pin
to I/O
Control
Block
36 Signals 16 Expander
from LIA Product Terms
Pin Configuration
Shared Logic
Expanders
to LIA
7K drw 01
Pin Name
INPUT/GCLK1
INPUT/GCLRn
INPUT/OE1
INPUT/OE2/GCLK2
TDI
TMS
TCK
TDO
GND
VCCINT
VCCIO
NC (No Connect)
Total user I/O pins
84 pin PLCC
83
100 pin TQFP
87
100 pin PQFP
89
160 pin PQFP
139
1
89
91
141
84
88
90
140
2
90
92
142
14
4
6
9
23
15
17
22
62
62
64
99
71
73
75
112
7, 19, 32, 42, 47, 59, 38, 86, 11, 26, 43, 59, 13, 28, 40, 45, 61, 76, 17, 42, 60, 66, 95, 113,
72, 82
74, 95
88, 97
138, 148
3, 43
39, 91
41, 93
61, 143
13, 26, 38, 53, 66, 78 3, 18, 34, 51, 66, 82 5, 20, 36, 53, 68, 84 8, 26, 55, 79, 104, 133
6, 39, 46, 79
-
60
80
1, 2, 3, 4, 5, 6, 34, 35,
36, 37, 38, 39, 40, 45,
46, 47, 74, 75, 76, 81,
-
82, 83, 84, 85, 86, 87,
115, 116, 117, 118,
119, 120, 124, 125,
126, 127, 154, 155,
156, 157
80
100
7160 tbl 01
Page 4
Share Link: 