PMS133-H20 View Datasheet(PDF) - Unspecified
Part Name
Description
Manufacturer
PMS133-H20 Datasheet PDF : 106 Pages
| |||
PMS133/PMS134
8bit OTP MCU with 12-bit ADC
6.43. PWMG0 Counter Upper Bound High Register (pwmg0cubh), IO address = 0x44 .................80
6.44. PWMG0 Counter Upper Bound Low Register (pwmg0cubl), IO address = 0x45 ...................80
6.45. PWMG1 control Register (pwmg1c), IO address = 0x46 .......................................................81
6.46. PWMG1 Scalar Register (pwmg1s), IO address = 0x47........................................................81
6.47. PWMG1 Duty Value High Register (pwmg1dth), IO address = 0x48 .....................................81
6.48. PWMG1 Duty Value Low Register (pwmg1dtl), IO address = 0x49 .......................................81
6.49. PWMG1 Counter Upper Bound High Register (pwmg1cubh), IO address = 0x4a .................82
6.50. PWMG1 Counter Upper Bound Low Register (pwmg1cubl), IO address = 0x04b .................82
6.51. PWMG2 control Register (pwmg2c), IO address = 0x4C.......................................................82
6.52. PWMG2 Scalar Register (pwmg2s), IO address = 0x4D .......................................................82
6.53. PWMG2 Duty Value High Register (pwmg2dth), IO address = 0x4E.....................................83
6.54. PWMG2 Duty Value Low Register (pwmg2dtl), IO address = 0x4F.......................................83
6.55. PWMG2 Counter Upper Bound High Register (pwmg2cubh), IO address = 0x50 .................83
6.56. PWMG2 Counter Upper Bound Low Register (pwmg2cubl), IO address = 0x51 ...................83
7. Instructions ......................................................................................................................... 84
7.1. Data Transfer Instructions .....................................................................................................85
7.2. Arithmetic Operation Instructions ..........................................................................................89
7.3. Shift Operation Instructions ...................................................................................................91
7.4. Logic Operation Instructions..................................................................................................92
7.5. Bit Operation Instructions ......................................................................................................95
7.6. Conditional Operation Instructions ........................................................................................96
7.7. System control Instructions ...................................................................................................97
7.8. Summary of Instructions Execution Cycle .............................................................................98
7.9. Summary of affected flags by Instructions.............................................................................99
7.10. BIT definition.........................................................................................................................99
8. Code Options .................................................................................................................... 100
9. Special Notes .................................................................................................................... 102
9.1. Warning ..............................................................................................................................102
9.2. Using IC ..............................................................................................................................102
9.2.1. IO pin usage and setting..........................................................................................102
9.2.2. Interrupt...................................................................................................................103
9.2.3. System clock switching............................................................................................103
9.2.4. Watchdog ................................................................................................................103
9.2.5. TIMER time out .......................................................................................................104
9.2.6. IHRC .......................................................................................................................104
9.2.7. LVR .........................................................................................................................104
©Copyright 2018, PADAUK Technology Co. Ltd
Page 6 of 106 PDK-DS-PMS133/134-EN_V103 – Nov. 13, 2018
Share Link: 