DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

BGU8062 View Datasheet(PDF) - NXP Semiconductors.

Part Name
Description
Manufacturer
BGU8062
NXP
NXP Semiconductors. NXP
BGU8062 Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
NXP Semiconductors
BGU8062
low-noise high-linearity amplifier
Symbol Parameter
Gass
associated gain
Gflat
gain flatness
NF
ΔG
PL(1dB)
IP3O
noise figure
gain variation
output power at
1 dB gain compression
output third-order intercept
point
RLin
RLout
ISL
ts(pon)
ts(poff)
K
input return loss
output return loss
isolation
power-on settling time
power-off settling time
Rollett stability factor
Conditions
LNA enable; bypass off
LNA disable; bypass on
f = 2600 MHz; LNA enable; bypass off
within 100 MHz bandwidth; LNA
enable; bypass off
1500 MHz ≤ f ≤ 2700 MHz
1900 MHz ≤ f ≤ 2700 MHz
LNA enable; bypass off
1900 MHz ≤ f ≤ 2700 MHz
LNA enable; bypass off
Min Typ Max Unit
17 18.5 20 dB
-2.0 -1.6 -
dB
14 15.5 17 dB
-
0.6 -
dB
-
0.5 -
dB
[1] -
1.3 2.0 dB
-
3.1 -
dB
18.5 20 -
dBm
2-tone; tone spacing = 1 MHz; PL = 5
dBm per tone
LNA enable; bypass off
LNA disable; bypass on
33.5 36 -
[2] 40 44 -
dBm
dBm
LNA enable; bypass off
-
12 -
dB
LNA disable; bypass on
-
15 -
dB
-
15 -
dB
LNA disable; bypass off
20 30 -
dB
LNA enable; bypass off
15 20 -
dB
Pi = -20 dBm
- 0.8 1.0 μs
Pi = -20 dBm
both on state and off state up to f = 20
GHz
- 0.8 1.0 μs
1-
-
[1] Connector and Printed-Circuit Board (PCB) losses have been de-embedded.
[2] Guaranteed by device design; not tested in production.
Table 8. Control truth table
VCC = 5 V; Tamb = 25 °C.
Control signal setting [1]
CTRL2 (pin 1)
CTRL1 (pin 10)
HIGH
LOW
HIGH
HIGH
LOW
LOW
LOW
HIGH
Mode of operation
LNA
disable
disable
enable
disable
[1] A logic LOW is the result of an input voltage on that specific pin between -0.3 V and +0.7 V.
A logic HIGH is the result of an input voltage on that specific pin between 1.2 V and 3.6 V.
bypass
on
on
off
off
BGU8062
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 24 January 2017
© NXP Semiconductors N.V. 2017. All rights reserved.
5 / 18

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]