

Hall Effect Direction Detection Sensor IC



Allegro MicroSystems, Inc. reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

# 3422

# HALL-EFFECT, DIRECTION-DETECTION SENSOR IC



Pinning is shown viewed from branded side.

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $V_{CC}$ 18 V
Magnetic Flux Density, B Unlimited
Output OFF Voltage, $V_{OUT}$ $V_{CC}$
Output Sink Current, I <sub>OUT</sub> 30 mA
Package Power Dissipation,
P <sub>D</sub> <b>500 mW</b>
Operating Temperature Range, T <sub>A</sub>
Suffix 'E-'40°C to +85°C
Suffix 'L-'
Storage Temperature Range,
T <sub>S</sub> 65°C to +170°C

The A3422xKA Hall-effect, direction-detection sensor IC is a new generation of special-function integrated devices that is applicable to sensing the direction of rotation of a ring magnet. This transducer provides separate digital outputs that provide information on magnet rotation speed, direction, and magnet pole count. This device eliminates the major manufacturing hurdles encountered in fine-pitch direction-detection applications, namely maintaining accurate mechanical location between the two active Hall elements. Here, the two Hall elements are photo-lithographically aligned to better than 1  $\mu$ m, as contrasted with 100  $\mu$ m or worse mechanical location tolerance when manufactured discretely. This highly sensitive, temperature-stable, magnetic transducer is ideal for use in digital-encoder systems in the harsh environments of automotive or industrial applications. The A3422xKA is a high-sensitivity device optimized for use with high-density magnets.

The A3422xKA monolithic integrated circuit contains two independent Hall-effect bipolar switches whose digital outputs are internally coupled to CMOS logic circuitry that decodes signal speed and direction. Extremely low-drift BiCMOS circuitry is used for the amplifiers to ensure symmetry between the two switches so that signal quadrature can be maintained. An on-chip voltage regulator allows the use of this device from a 4.5 V to 18 V supply. The outputs are standard open-collector outputs.

Two operating temperature ranges are provided; suffix 'E-' is for the automotive and industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C, suffix 'L-' is for the automotive and military temperature range of  $-40^{\circ}$ C to  $+150^{\circ}$ C. The 5-pin 'KA' SIP package provides a cost-competitive solution to magnetic sensing in harsh environments.

## FEATURES

- Internal Direction-Decoding Circuitry
- Two Matched Hall Bipolar Switches on a Single Substrate
- Superior Temperature Stability
- 4.5 V to 18 V Operation
  - Electrically Defined Power-On State Undervoltage Lockout



#### **Selection Guide**

Part Number	Packing <sup>*</sup>	Packing* Mounting	
A3422EKA-T	Bulk, 500 pieces/bag	5-pin SIP through hole	-40 to 85
A3422LKA-T	Bulk, 500 pieces/bag	5-pin SIP through hole	-40 to 150

\*Contact Allegro for additional packing options.

#### FUNCTIONAL BLOCK DIAGRAM



TIMING DIAGRAM





115 Northeast Cutoff, Box 15036

Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 2001, 2003 Allegro MicroSystems, Inc.

			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply Voltage Range	V <sub>CC</sub>	Operating, $T_J < 165^{\circ}C^1$	4.5	_	18	V
Output Leakage Current	I <sub>OFF</sub>	$V_{OUT} = V_{CC} = 18 V$	—	<1.0	10	μA
Output Saturation Voltage	V <sub>OUT(SAT)</sub>	I <sub>OUT</sub> = 20 mA	—	0.21	0.50	V
Power-On State	POS	$V_{CC}$ = 0 $\rightarrow$ 5 V, B <sub>RP1</sub> < B < B <sub>OP1</sub> , B <sub>RP2</sub> < B < B <sub>OP2</sub>	OFF	OFF	OFF	—
Undervoltage Lockout	V <sub>CC(UV)</sub>	$I_{OUT}$ = 20 mA, $V_{CC}$ = 0 $\rightarrow$ 5 V	—	3.5	—	V
Undervoltage Hysteresis	V <sub>CC(hys)</sub>	Lockout ( $V_{CC(UV)}$ ) - Shutdown	—	0.5	—	V
Power-On Time	t <sub>po</sub>	V <sub>CC</sub> > 4.5 V	—	—	50	μs
Output Rise Time	tr	C <sub>L</sub> = 20 pF, R <sub>L</sub> = 820	_	200		ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 20 pF, R <sub>L</sub> = 820	_	200	—	ns
Direction Change Delay	t <sub>d</sub>	C <sub>L</sub> = 20 pF, R <sub>L</sub> = 820	0.5	1.0	5.0	μs
Supply Current	I <sub>CC</sub>	V <sub>CC</sub> = 8 V, All outputs OFF	5.0	9.0	18	mA

### ELECTRICAL CHARACTERISTICS over operating temperature range.

NOTES: 1. Maximum supply voltage must be adjusted for power dissipation and ambient temperature. 2. Typical Data is at  $V_{CC} = 12$  V and  $T_A = +25$ °C and is for design information only.



### MAGNETIC CHARACTERISTICS over operating voltage range.

				Limits		
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Operate Point	B <sub>OP</sub>	$T_A = -40^{\circ}C$	—	_	85	G
		T <sub>A</sub> = +25°C	—	29	75	G
		T <sub>A</sub> = Maximum	_	_	75	G
Release Point <sup>3</sup>	B <sub>RP</sub>	$T_A = -40^{\circ}C$	-85	_	_	G
		T <sub>A</sub> = +25°C	-75	-17	—	G
		T <sub>A</sub> = Maximum	-75	_	—	G
Hysteresis	B <sub>hys</sub>	$T_A = -40^{\circ}C$	10	_	_	G
		T <sub>A</sub> = +25°C	10	46	_	G
		T <sub>A</sub> = Maximum	10	_	—	G
Operate Differential		B <sub>OP1</sub> - B <sub>OP2</sub>	_	_	±60	G
Release Differential		B <sub>RP1</sub> - B <sub>RP2</sub>	_	_	±60	G

- NOTES: 1. Magnetic flux density is measured at most sensitive area of device, nominally located 0.0165" (0.42 mm) below the branded face of the package.
  2. Typical Data is at V<sub>CC</sub> = 12 V and T<sub>A</sub> = +25°C and is for design information only.
  3. As used here, negative flux densities are defined as less than zero (algebraic convention).

## **Typical Magnetic Characteristics**





V<sub>CC</sub>= 8 V 80 HYSTERESIS IN GAUSS 60 40 20 0 -50 -25 0 25 50 75 100 125 150 AMBIENT TEMPERATURE IN °C Dwg. GH-051-1

115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

100

## **Typical Electrical Characteristics**





#### **Functional Description**

The integrated circuit contains an internal voltage regulator that powers the Hall elements and both the analog and digital circuitry. This regulator allows operation over a wide supply voltage range and provides some immunity to supply noise. The device also contains CMOS logic circuitry that decodes the direction of rotation of the ring magnet.

Quadrature/Direction Detection. Internal logic circuitry provides outputs representing speed and direction of the magnetic field across the face of the package. For the direction signal to be appropriately updated, a quadrature relationship must be maintained between the ring magnet pole width\*, the element-to-element spacing, and, to a lesser extent, the magnetic switch points. For optimal design, the device should be actuated with a ring magnet pole width\* two times the sensor-to-sensor spacing. This will produce a sinusoidal magnetic field whose period (denoted as T) is then four times the element-to-element spacing. A quadrature relationship can also be maintained for a ring magnet that has a period that satisfies the relationship nT/4 = 1.5 mm, where n is any odd integer. Therefore, ring magnets with pole-pair spacings equal to 6 mm (n = 1), 2 mm (n = 3), 1.2 mm (n = 5), etc. are permitted.

The response of the device to the magnetic field produced by a rotating ring magnet is shown on page 2. Note the phase shift between the two elements. **Outputs.** The device provides three saturated outputs: DIRECTION, E1 OUTPUT, and SPEED. DIRECTION provides the direction output of the device and is defined as OFF (high) for the direction E1 to E2 and ON (low) for the direction E2 to E1. SPEED provides an XOR'd output of the two elements. Because of internal delays, DIREC-TION will always be updated before SPEED and is updated at every transition of E1 OUTPUT and E2 OUT-PUT (internal) allowing the use of up-down counters without the loss of pulses.

**Power-On State.** At power on, the logic circutry is reset to provide an OFF (high) at DIRECTION and an OFF (high) for E1 and E2 (internal) for magnetic fields less than  $B_{OP}$ . This eliminates ambiguity when the device is powered up and either element detects a field between  $B_{P}$ and  $B_{RP}$ . If either element is subjected to a field greater than  $B_{OP}$ , the internal logic will set accordingly.

\*"Pole" refers to a single pole (North or South) unless stated as "pole pair" (North and South).



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

#### **Applications Information**

**Operation with Fine-Pitch Ring Magnets.** For targets with a circular pitch of less than 4mm, a performance improvement can be observed by rotating the front face of the device (see below). This device rotation decreases the effective element-to-element spacing, provided that the Hall elements are not rotated beyond the width of the target.

**Applications.** It is strongly recommended that an external 0.01  $\mu$ F bypass capacitor be connected (in close proximity to the Hall elements) between the supply and ground of the device to reduce both external noise and noise generated by the internal logic.

The simplest form of magnet that will operate these devices is a ring magnet. Other methods of operation, such as linear magnets, are possible. Extensive applications information on magnets and Hall-effect devices is also available in the "Hsall-Effect IC Applications Guide" which can be found in the latest issue of the *Allegro MicroSystems Electronic Data Book,* AMS-702 or *Application Note* 27701, or at

www.allegromicro.com



## **Criteria for Device Qualification**

Contact Allegro MicroSystems for qualification information.

## **Element Locations**





115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000



#### Package Designator 'KA'

Surface-Mount Lead Form (add '-TL' to part number)



NOTES:

- Tolerances on package height and width represent allowable mold offsets. Dimensions given are measured at the widest point (parting line).
   Exact body and lead configuration at vendor's option within limits shown.
- 3. Height does not include mold gate flash.
- 4. Recommended minimum PWB hole diameter to clear transition area is 0.035" (0.89 mm).
- 5. Where no tolerance is specified, dimension is nominal.
- 6. Supplied in bulk pack (500 pieces per bag).

The products described herein are manufactured under one or more of the following U.S. patents: 5,045,920; 5,264,783; 5,442,283; 5,389,889; 5,581,179; 5,517,112; 5,619,137; 5,621,319; 5,650,719; 5,686,894; 5,694,038; 5,729,130; 5,917,320; and other patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in lifesupport appliances, devices, or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties that may result from its use.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000