

Features

- Fully qualified Bluetooth v2.1 + EDR specification system
- Best-in-class Bluetooth radio with 8dBm transmit power and -90dBm receive sensitivity
- 64MIPS Kalimba DSP coprocessor
- 16-bit internal stereo codec: 95dB SNR for DAC
- Low-power 1.5V operation, 1.8V to 3.6V I/O
- Integrated 1.5V and 1.8V linear regulators
- Integrated switch-mode regulator
- Integrated battery charger
- USB, I²C and UART with dual-port bypass mode to 4Mbits/s
- Supports up to 32Mb of external flash memory (8Mb typical requirement)
- Multi-configurable I²S, PCM or SPDIF interface
- Enhanced audibility and noise cancellation
- 8 x 8 x 1.2mm, 0.5mm pitch 169-ball TFBGA
- Support for IEEE 802.11 coexistence
- Green (RoHS compliant and no antimony or halogenated flame retardants)

General Description

The BlueCore®5-Multimedia External is a product from CSR's Connectivity Centre. It is a single-chip radio and baseband IC for Bluetooth 2.4GHz systems.

BlueCore5-Multimedia External interfaces up to 32Mb of external flash memory. When used with the CSR Bluetooth stack, it provides a fully compliant Bluetooth v2.1 + EDR specification system for data and voice.

BlueCore5-Multimedia External contains the Kalimba DSP coprocessor with double the MIPS of BlueCore3-Multimedia External, supporting enhanced audio applications.

BlueCore5-Multimedia External is designed to reduce the number of external components required which ensures production costs are minimised. The device incorporates auto-calibration and BIST routines to simplify development, type approval and production test.

BlueCore®5-Multimedia External

Fully Qualified Single-chip Bluetooth® v2.1 + EDR System

Production Information

BC57E687C


Issue 4

Applications

- High-quality stereo wireless headsets
- High-quality mono headsets
- Hands-free car kits
- Wireless speakers
- VoIP handsets
- Analogue and USB multimedia dongles
- Bluetooth automotive wireless gateways

To improve the performance of both Bluetooth and 802.11 b/g co-located systems, dedicated hardware has been implemented to support coexistence features including support for CSR's Unity coexistence scheme.

For radio performance over temperature and additional performance information refer to the BlueCore®5-Multimedia External Performance Specification.





Document History

Revision	Date	Change Reason			
Issue 1	10 JUL 08	Original publication of document as BlueCore5-Multimedia External changed to revision C silicon. Data sheet replaces revision B silicon, document number CS-101568-DSP.			
Issue 2	15 JUL 08	USB interface updated			
Issue 3	08 MAY 09	Internal release only.			
Issue 4	09 FEB 10	SPI interface updated. High-voltage linear regulator description updated. Electrical Characteristics updates: Correction of the units for the stereo codec ADC mic mode impedance Reworded output current parameter in all linear regulator electrical characterisation tables to remove ambiguity ESD precautions section moved to Electrical Characteristics Tape dimensions added. Status Information updated. Power Consumption conditions updated. Various editorial updates. If you have any comments about this document, email comments@csr.com giving number, title and section with your feedback.			





Status Information

The status of this Data Sheet is **Production Information**.

CSR Product Data Sheets progress according to the following format:

Advance Information

Information for designers concerning CSR product in development. All values specified are the target values of the design. Minimum and maximum values specified are only given as guidance to the final specification limits and must not be considered as the final values.

All detailed specifications including pinouts and electrical specifications may be changed by CSR without notice.

Pre-production Information

Pinout and mechanical dimension specifications finalised. All values specified are the target values of the design. Minimum and maximum values specified are only given as guidance to the final specification limits and must not be considered as the final values.

All electrical specifications may be changed by CSR without notice.

Production Information

Final Data Sheet including the guaranteed minimum and maximum limits for the electrical specifications.

Production Data Sheets supersede all previous document versions.

Life Support Policy and Use in Safety-critical Applications

CSR's products are not authorised for use in life-support or safety-critical applications. Use in such applications is done at the sole discretion of the customer. CSR will not warrant the use of its devices in such applications.

CSR Green Semiconductor Products and RoHS Compliance

BlueCore5-Multimedia External devices meet the requirements of Directive 2002/95/EC of the European Parliament and of the Council on the Restriction of Hazardous Substance (RoHS).

BlueCore5-Multimedia External devices are also free from halogenated or antimony trioxide-based flame retardants and other hazardous chemicals. For more information, see CSR's *Environmental Compliance Statement for CSR Green Semiconductor Products*.

Trademarks, Patents and Licences

Unless otherwise stated, words and logos marked with [™] or [®] are trademarks registered or owned by CSR plc or its affiliates. Bluetooth [®] and the Bluetooth [®] logos are trademarks owned by Bluetooth [®] SIG, Inc. and licensed to CSR. Other products, services and names used in this document may have been trademarked by their respective owners.

The publication of this information does not imply that any license is granted under any patent or other rights owned by CSR plc and/or its affiliates.

CSR reserves the right to make technical changes to its products as part of its development programme.

While every care has been taken to ensure the accuracy of the contents of this document, CSR cannot accept responsibility for any errors.

Refer to www.csrsupport.com for compliance and conformance to standards information.

No statements or representations in this document are to be construed as advertising, marketing, or offering for sale in the United States imported covered products subject to the Cease and Desist Order issued by the U.S. International Trade Commission in its Investigation No. 337-TA-602. Such products include SiRFstarIII chips that operate with SiRF software that supports SiRFInstantFix, and/or SiRFLoc servers, or contains SyncFreeNav functionality.



Contents

1		ce Details				
2		ctional Block Diagram				
3	Pack	kage Information	12			
	3.1	Pinout Diagram				
	3.2	Device Terminal Functions	13			
	3.3	Package Dimensions	21			
	3.4	PCB Design and Assembly Considerations	22			
	3.5	Typical Solder Reflow Profile	22			
4	Blue	tooth Modem	23			
	4.1	RF Ports	23			
		4.1.1 RF_N and RF_P	23			
	4.2	RF Receiver	23			
		4.2.1 Low Noise Amplifier	23			
		4.2.2 RSSI Analogue to Digital Converter	23			
	4.3	RF Transmitter	23			
		4.3.1 IQ Modulator	23			
		4.3.2 Power Amplifier	24			
		4.3.3 Transmit RF Power Control for Class 1 Applications (TX_PWR)	24			
	4.4	Bluetooth Radio Synthesiser	25			
	4.5	Baseband	25			
		4.5.1 Burst Mode Controller	25			
		4.5.2 Physical Layer Hardware Engine	25			
	4.6	Basic Rate Modem	25			
	4.7	Enhanced Data Rate Modem	25			
5	Cloc	k Generation	27			
	5.1	Clock Architecture	27			
	5.2	Input Frequencies and PS Key Settings				
	5.3	External Reference Clock				
		5.3.1 Input (XTAL_IN)				
		5.3.2 XTAL_IN Impedance in External Mode				
		5.3.3 Clock Start-up Delay				
		5.3.4 Clock Timing Accuracy				
	5.4	Crystal Oscillator (XTAL_IN, XTAL_OUT)				
		5.4.1 Load Capacitance				
		5.4.2 Frequency Trim				
	-	5.4.3 Transconductance Driver Model				
	6	5.4.4 Negative Resistance Model				
	The	5.4.5 Crystal PS Key Settings				
6	Blue	tooth Stack Microcontroller				
•	6.1	Programmable I/O Ports, PIO and AIO				
	6.2	TCXO Enable OR Function				
	6.3	WLAN Coexistence Interface				
7		mba DSP				
8		nory Interface and Management				
J	8.1	Memory Management Unit				
	8.2	System RAM				
	8.3	•				
		Kalimba DSP RAM				
	8.4	External Elech Memory (22Mb)				
	8.5	External Flash Memory (32Mb)				
	8.6	Off-chip Program Memory	აე			



		8.6.1	Minimum Flash Specification	36
		8.6.2	Common Flash Interface	36
		8.6.3	Virtual Machine Requirements	37
		8.6.4	Memory Timing	38
9	Seria	al Interfac	ces	40
	9.1	UART I	nterface	40
		9.1.1	UART Configuration While Reset is Active	41
		9.1.2	UART Bypass Mode	42
		9.1.3	Current Consumption in UART Bypass Mode	42
	9.2	USB Int	terface	
	9.3		nming and Debug Interface	
		9.3.1	Instruction Cycle	
		9.3.2	Multi-slave Operation	
	9.4	I ² C Inte	rface	
	• • •	9.4.1	Software I ² C Interface	
		9.4.2	Bit-serialiser Interface	
10	Audi	-	Ce	
			nput and Output	
			Audio Codec Interface	
			Stereo Audio Codec Block Diagram	
			Stereo Codec Set-up	
			ADC	
			ADC Sample Rate Selection	
			ADC Digital Gain	
			ADC Analogue Gain	
			DAC	
			DAC Sample Rate Selection	
			DAC Digital Gain	
			DAC Analogue Gain	
			IEC 60958 Interface	
			Microphone Input	
			Line Input	
			Output Stage	
			Mono Operation	
			Integrated Digital Filter	
	10.2		terface	
	10.3		PCM Interface Master/Slave	
			Long Frame Sync	
		10.3.2	Chart France Come	57
			Short Frame Sync	
	13		Multi-slot Operation	
	-17		GCI Interface	
			Slots and Sample Formats	
			Additional Features	
			PCM Timing Information	
			PCM_CLK and PCM_SYNC Generation	
			PCM Configuration	
4.4		_	Audio Interface (I ² S)	
11			ol and Regulation	
			Sequencing	
			Il Voltage Source	
			mode Regulator	
		_	oltage Linear Regulator	
	11.5	Low-vo	Itage Linear Regulator	71



	11.6 Low-voltage Audio Linear Regulator	72
	11.7 Voltage Regulator Enable Pins	72
	11.8 Battery Charger	72
	11.9 LED Drivers	73
	11.10Reset, RST#	74
	11.10.1 Digital Pin States on Reset	74
	11.10.2 Status after Reset	75
12	Example Application Schematic	76
13	Electrical Characteristics	77
	13.1 Absolute Maximum Ratings	
	13.2 Recommended Operating Conditions	77
	13.3 Input/Output Terminal Characteristics	78
	13.3.1 High-voltage Linear Regulator	
	13.3.2 Low-voltage Linear Regulator	
	13.3.3 Low-voltage Linear Audio Regulator	80
	13.3.4 Reset	
	13.3.5 Regulator Enable	
	13.3.6 Switch-mode Regulator	
	13.3.7 Battery Charger	
	13.3.8 Digital Terminals	
	13.3.9 LED Driver Pads	
	13.3.10 USB	
	13.3.11 Auxiliary ADC	
	13.3.12 Auxiliary DAC	
	13.3.13 Clocks	
	13.3.14 Stereo Codec: Analogue to Digital Converter	88
	13.3.15 Stereo Codec: Digital to Analogue Converter	89
	13.4 ESD Precautions	
14	Power Consumption	
	14.1 Kalimba DSP Typical Average Current Consumption	
	14.2 Typical Peak Current at 20°C	
45	14.3 Conditions	
15	CSR Green Semiconductor Products and RoHS Compliance	
	15.1 RoHS Statement	
16	15.1.1 List of Restricted Materials	
10	16.1 BlueCore HCl Stack	
	16.1.1 Key Features of the HCl Stack: Standard Bluetooth Functionality	
	16.1.2 Key Features of the HCI Stack: Extra Functionality	
	16.2 Host-Side Software	
	16.3 CSR Development Systems	
	16.4 eXtension	
17	Ordering Information	
18	Tape and Reel Information	
	18.1 Tape Orientation	
	18.2 Tape Dimensions	
	18.3 Reel Information	
	18.4 Moisture Sensitivity Level	
19	Document References	
Terr	ms and Definitions	101



List of Figures

Figure 2.1	Functional Block Diagram	11
Figure 3.1	Device Pinout	12
Figure 3.2	169-ball TFBGA Package Dimensions	21
Figure 4.1	Simplified Circuit RF_N and RF_P	23
Figure 4.2	Internal Power Ramping	24
Figure 4.3	BDR and EDR Packet Structure	26
Figure 5.1	Clock Architecture	27
Figure 5.2	TCXO Clock Accuracy	29
Figure 5.3	Crystal Driver Circuit	29
Figure 5.4	Crystal Equivalent Circuit	29
Figure 6.1	Example TCXO Enable OR Function	32
Figure 7.1	Kalimba DSP Interface to Internal Functions	34
Figure 8.1	Memory Write Cycle	38
Figure 8.2	Memory Read Cycle	39
Figure 9.1	Universal Asynchronous Receiver	
Figure 9.2	Break Signal	41
Figure 9.3	UART Bypass Architecture	
Figure 9.4	Example EEPROM Connection	
Figure 10.1	Audio Interface	
Figure 10.2	Stereo Codec Audio Input and Output Stages	
Figure 10.3	ADC Analogue Amplifier Block Diagram	
Figure 10.4	Example Circuit for SPDIF Interface (Co-Axial)	
Figure 10.5	Example Circuit for SPDIF Interface (Optical)	
Figure 10.6	Microphone Biasing	
Figure 10.7	Differential Input	
Figure 10.8	Single-ended Input	
Figure 10.9	Speaker Output	
-	PCM Interface Master	
	PCM Interface Slave	
	Long Frame Sync (Shown with 8-bit Companded Sample)	
-	Short Frame Sync (Shown with 16-bit Sample)	
-	Multi-slot Operation with Two Slots and 8-bit Companded Samples	
	GCI Interface	
	16-Bit Slot Length and Sample Formats	
	PCM Master Timing Long Frame Sync	
	PCM Master Timing Short Frame Sync	
	PCM Slave Timing Long Frame Sync	
- mary 1	PCM Slave Timing Short Frame Sync	
	Digital Audio Interface Modes	
-	Digital Audio Interface Slave Timing	
_	Digital Audio Interface Master Timing	
Figure 11.1	Voltage Regulator Configuration	
Figure 11.2	LED Equivalent Circuit	
Figure 11.2	Example Application Schematic	
Figure 16.1	BlueCore HCI Stack	
Figure 18.1	Tape and Reel Orientation	
Figure 18.2	Tape Dimensions	
Figure 18.3	Reel Dimensions	
1 19u1 & 10.3	Ned Dilleliania	98



List of Tables

Table 4.1	TXRX_PIO_CONTROL Values	
Table 4.2	Data Rate Schemes	
Table 5.1	PS Key Values for CDMA/3G Phone TCXO	
Table 5.2	External Clock Specifications	
Table 5.3	Crystal Specification	
Table 8.1	Flash Device Hardware Requirements	
Table 8.2	Flash Sector Boundaries	36
Table 8.3	Common Flash Interface Algorithm Command Set Codes	37
Table 8.4	Erase Block Region Information for Uniform 2KW Sectors	37
Table 8.5	Erase Block Region Information for Uniform 1KW Sectors	37
Table 8.6	Erase Block Region Information for 8 x 4KW, n x 32KW Sectors	37
Table 8.7	Erase Block Region Information for 1 x 8KW, 2 x 4KW, 1 x 16KW, n x 32KW Sectors	37
Table 8.8	Memory Write Cycle	38
Table 8.9	Memory Read Cycle	39
Table 9.1	Possible UART Settings	40
Table 9.2	Standard Baud Rates	41
Table 9.3	Instruction Cycle for a SPI Transaction	43
Table 10.1	Alternative Functions of the Digital Audio Bus Interface on the PCM Interface	45
Table 10.2	ADC Digital Gain Rate Selection	47
Table 10.3	DAC Digital Gain Rate Selection	49
Table 10.4	DAC Analogue Gain Rate Selection	49
Table 10.5	Voltage Output Steps	52
Table 10.6	Current Output Steps	
Table 10.7	PCM Master Timing	
Table 10.8	PCM Slave Timing	62
Table 10.9	PSKEY_PCM_LOW_JITTER_CONFIG Description	64
Table 10.10	PSKEY_PCM_CONFIG32 Description	
	Alternative Functions of the Digital Audio Bus Interface on the PCM Interface	
	PSKEY_DIGITAL_AUDIO_CONFIG	
	Digital Audio Interface Slave Timing	
	Digital Audio Interface Master Timing	
Table 11.1	BlueCore5-Multimedia External Voltage Regulator Enable Pins	
Table 11.2	Pin States on Reset	
	11111	
l ist of l	Equations	
	Equations	
Equation 4.1	Output Voltage with Load Current I	24
	Output Voltage with No Load Current	
-	Load Capacitance	
-	Trim Capacitance	
•	Frequency Trim	
•	Pullability	
-	Transconductance Required for Oscillation	
•	Equivalent Negative Resistance	
-	Baud Rate	
•	1 IIR Filter Transfer Function, H(z)	
	2 IIR Filter plus DC Blocking Transfer Function, H _{DC} (z)	
	3 PCM CLK Frequency When Being Generated Using the Internal 48MHz Clock	



Equation 10.4 PCM_SYNC Frequency Relative to PCM_CLK	63
Equation 11.1LED Current	74
Equation 11.21 ED PAD Voltage	7/





1 Device Details

Radio

- Common TX/RX terminal simplifies external matching; eliminates external antenna switch
- BIST minimises production test time
- Bluetooth v2.1 + EDR specification compliant

Transmitter

- 8dBm RF transmit power with level control from onchip 6-bit DAC over a dynamic range >30dB
- Class 2 and Class 3 support without the need for an external power amplifier or TX/RX switch

Receiver

- Receiver sensitivity of -90dBm
- Integrated channel filters
- Digital demodulator for improved sensitivity and cochannel rejection
- Real-time digitised RSSI available on HCI interface
- Fast AGC for enhanced dynamic range

Synthesiser

- Fully integrated synthesiser requires no external VCO, varactor diode, resonator or loop filter
- Compatible with crystals 16MHz to 26MHz or an external clock 12MHz to 52MHz
- Accepts 14.40, 15.36, 16.2, 16.8, 19.2, 19.44, 19.68, 19.8 and 38.4MHz TCXO frequencies for GSM and CDMA devices with sinusoidal or logic level signals

Baseband and Software

- 32Mb external flash
- 48KB internal RAM, allows full-speed data transfer, mixed voice/data and full piconet support
- Logic for forward error correction, header error control, access code correlation, CRC, demodulation, encryption bit stream generation, whitening and transmit pulse shaping
- Transcoders for A-law, μ-law and linear voice from host and A-law, μ-law and CVSD voice over air

Physical Interfaces

- SPI with clock speeds up to 64MHz in master mode, requires firmware support, and 32MHz in slave mode
- I²C master compatible interface
- UART interface with programmable data rate up to 3Mbits/s with an optional bypass mode
- USB v2.0 interface
- Bidirectional serial programmable audio interface supporting PCM, I²S and SPDIF formats
- 2 LED drivers with faders

Kalimba DSP

- Very low power Kalimba DSP coprocessor, 64MIPS, 24-bit fixed point core
- SBC decode takes approximately 4mW power consumption while streaming music
- Single-cycle MAC; 24 x 24-bit multiply and 56-bit accumulator
- 32-bit instruction word, dual 24-bit data memory
- 6K x 32-bit program RAM, 16K x 24-bit + 12K x 24bit data RAM
- 64-word x 32-bit program memory cache when executing from external flash

Stereo Audio Codec

- 16-bit internal stereo codec
- Dual ADC and DAC for stereo audio
- Integrated amplifiers for driving 16Ω speakers; no need for external components
- Support for single-ended speaker termination and line output
- Integrated low-noise microphone bias
- ADC sample rates are 8, 11.025, 16, 22.05, 32 and 44.1kHz
- DAC sample rates are 8, 11.025, 12, 16, 22.05, 24, 32, 44.1 and 48kHz

Auxiliary Features

- User space on processor for customer applications
- Crystal oscillator with built-in digital trimming
- Power management includes digital shutdown and wake-up commands with an integrated low-power oscillator for ultra-low power Park/Sniff/Hold mode
- Clock request output to control external clock
- On-chip regulators: 1.5V output from 1.8V to 2.7V input and 1.8V output from 2.7V to 4.5V input
- On-chip high-efficiency switch-mode regulator;
 1.8V output from 2.7V to 4.4V input
- Power-on-reset cell detects low supply voltage
- 10-bit ADC and 8-bit DAC available to applications
- On-chip charger for lithium ion/polymer batteries

Bluetooth Stack

CSR's Bluetooth Protocol Stack runs on the on-chip MCU in a variety of configurations:

- Standard HCI, UART or USB
- Audio codec and echo-noise suppression or customer-specific algorithms running on the DSP

Package Option

■ TFBGA 169-ball, 8 x 8 x 1.2mm, 0.5mm pitch



2 Functional Block Diagram




Figure 2.1: Functional Block Diagram



3 Package Information

3.1 Pinout Diagram

Orientation from Top

-	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
А	(A1)	(A2)	(A3)	(A4)	(A5)	(A6)	(A7)	(A8)	(A9)	(A10)	(A11)	(A12)	(A13)	(A14)	(A15)
В	B1	B2	(B3)	B4	(B5)	(B6)	(B7)	(B8)	B9	(B10)	B11	(B12)	(B13)	(B14)	B15)
С	(C1)	(2)	(3)	(C4)	(C5)	(35)	C7	(38)	(39)	(C10)	(C11)	C12	(C13)	C14)	C15)
D	D1	(D2)	(D3)										(D13)	(D14)	D15
Е	E1)	(E2)	E3										(E13)	E14	E15)
F	F1	F2	(F3)			(F6)	(F7)	(F8)	(F9)	(F10)			(F13)	(F14)	(F15)
G	G1)	(G2)	(G3)			<u>G6</u>	G7	(38)	(G9)	(G10)			G13)	G14)	G15)
Н	H1)	(H2)	H3			(H6)	(H7)	(H8)	(H9)	(H10)			(H13)	(H14)	H15)
J	(J1)	J2	J3			J6	J7	<u>J8</u>	(J9)	(J10)			(J13)	(J14)	J15)
ĸ	(K1)	(K2)	КЗ			(K6)	(K7)	(K8)	(K9)	(K10)			(K13)	K14	K15)
L	(L1)	(12)	(L3)										(L13)	(L14)	L15)
М	M1	(M2)	MB										M13)	M14)	M15)
N	N1	(N2)	N3	N4	(N5)	(N6)	N7	(N8)	N9)	N10	N11)	N12	N13	N14	N15
Р	P1	P2	(P3)	P4	(P5)	(P6)	(P7)	(P8)	(P9)	(P10)	P11	(P12)	(P13)	(P14)	P15)
R	(R1)	(R2)	R3	(R4)	(R5)	(R6)	(R7)	(R8)	(R9)	(R10)	R11	(R12)	(R13)	R14)	R15

Figure 3.1: Device Pinout



3.2 Device Terminal Functions

Radio	Ball	Pad Type	Supply Domain	Description
RF_P	K1	RF	VDD_RADIO	Transmitter output/switched receiver input
RF_N	L1	RF	VDD_RADIO	Complement of RF_P
AUX_DAC	H2	Analogue	VDD_PIO	8-bit voltage-output DAC

Synthesiser and Oscillator Ball		Pad Type	Supply Domain	Description
XTAL_IN	R1	Analogue	VDD_ANA	For crystal or external clock input
XTAL_OUT	R2	Analogue	VDD_ANA	Drive for crystal
LO_REF	P3	Analogue	VDD_ANA	Reference voltage to decouple the synthesiser

UART	Ball	Pad Type	Supply Domain	Description
UART_TX	N15	Bidirectional CMOS output, tristate, with weak internal pull-up	VDD_USB	UART data output
UART_RX	N14	CMOS input with weak internal pull-down	VDD_USB	UART data input
UART_RTS	R15	Bidirectional CMOS output, tristate, with weak internal pull-up	VDD_USB	UART request to send active low
UART_CTS	P15	CMOS input with weak internal pull- down	VDD_USB	UART clear to send active low

USB	Ball	Pad Type	Supply Domain	Description
USB_DP	P14	Bidirectional	VDD_USB	USB data plus with selectable internal 1.5kΩ pull-up resistor
USB_DN	P13	Bidirectional	VDD_USB	USB data minus



PCM Interface	Ball	Pad Type	Supply Domain	Description
PCM_OUT	F15	CMOS output, tristate, with weak internal pull-down	VDD_PADS	Synchronous data output
PCM_IN	G15	CMOS input, with weak internal pull-down	VDD_PADS	Synchronous data input
PCM_SYNC	F14	Bidirectional with weak internal pulldown	VDD_PADS	Synchronous data sync
PCM_CLK	F13	Bidirectional with weak internal pull-down	VDD_PADS	Synchronous data clock

SPI Interface	Ball	Pad Type	Supply Domain	Description
SPI_MISO	D15	CMOS output, tristate, with weak internal pull-down	VDD_PADS	SPI data output
SPI_MOSI	E13	CMOS input, with weak internal pull- down	VDD_PADS	SPI data input
SPI_CS#	E15	Input with weak internal pull-up	VDD_PADS	Chip select for SPI, active low
SPI_CLK	E14	Input with weak internal pull-down	VDD_PADS	SPI clock



PIO Port	Ball	Pad Type	Supply Domain	Description
PIO[15]	M15			
PIO[14]	J15			
PIO[13]	K14			
PIO[12]	K13			
PIO[11]	L14			
PIO[10]	M13	Bidirectional with programmable	VDD_PADS	Drogrammable input/output line
PIO[9]	M14	strength internal pull- up/down	VDD_PADS	Programmable input/output line
PIO[8]	J14		_14	
PIO[7]	J13			
PIO[6]	H15			
PIO[5]	H14		alle V	
PIO[4]	H13	51		
PIO[3]	F3	1339	258	Programmable input/output line
PIO[2]	G3	Bidirectional with	20 5	Programmable input/output line
PIO[1]	F2	programmable strength internal pull- up/down	VDD_PIO	Programmable input/output line (external TXEN)
PIO[0]	F1		CZWY.	Programmable input/output line (external RXEN)
AIO[1]	N3	Bidirectional	VDD ANA	Analogue programmable input/
AIO[0]	R4	Didii Getioi Idi	VDD_ANA	output line

Test and Debug	Ball	Pad Type	Supply Domain	Description
RST#	G13	CMOS input with weak internal pull-up	VDD_PADS	Reset if low. Input debounced so must be low for >5ms to cause a reset
TEST_EN	G14	CMOS input with strong internal pull-down	VDD_PADS	For test purposes only (leave unconnected)



External Memory Address Interface	Ball	Pad Type	Supply Domain	Description
A[20]	N12			
A[19]	P8			
A[18]	N9			
A[17]	R10			
A[16]	P9			
A[15]	R5			
A[14]	P5			_
A[13]	N5		1	(A)
A[12]	R6		Sta	
A[11]	P6	CMCCtt	100	
A[10]	N6	CMOS output, tristate, weak pull- down	VDD_MEM	Address line
A[9]	R7	down	32	COL
A[8]	P7	134 8	25	ek.
A[7]	P10	150	Opp. A	X
A[6]	N10	0. 25	07	
A[5]	R11	10	THAN .	
A[4]	P11	D. 11	-20	
A[3]	N11	×9		
A[2]	R12	C. C.		
A[1]	P12			
A[0]	C9			



External Memory Data Interface	Ball	Pad Type	Supply Domain	Description
D[15]	A5			
D[14]	C5			
D[13]	В6			
D[12]	A7			
D[11]	C7			
D[10]	C8			
D[9]	B10			d
D[8]	A11	Bidirectional with	VDD MEM	Data Kan
D[7]	B5	weak internal pull- down	VDD_MEM	Data line
D[6]	A6	325	82	
D[5]	C6	WHAT IS	285	Om
D[4]	В7	E KIND OF	3, 2/2	W. 0
D[3]	В8	5	.620	ec
D[2]	A9	210	JO 24	
D[1]	C10	130	M. O.	
D[0]	B11	* 114	1 th	

External Memory Interface	Ball	Pad Type	Supply Domain	Description
FLASH_RP#	R9	CMOS output, tristate with internal weak pull-up	VDD_MEM	Flash reset
OE#	C11	CMOS output, tristate with internal weak pull-up	VDD_MEM	Output enable for external memory, active low
WE#	N7	CMOS output, tristate with internal weak pull-up	VDD_MEM	Flash write enable for external memory, active low
CS#	A10	CMOS output, tristate with internal weak pull-up	VDD_MEM	Chip select for external memory, active low



Codec	Ball	Pad Type	Supply Domain	Description
MIC_A_P	C2	Analogue	VDD_AUDIO	Microphone input positive, left
MIC_A_N	C1	Analogue	VDD_AUDIO	Microphone input negative, left
MIC_B_P	B2	Analogue	VDD_AUDIO	Microphone input positive, right
MIC_B_N	B1	Analogue	VDD_AUDIO	Microphone input negative, right
SPKR_A_P	E1	Analogue	VDD_AUDIO	Speaker output positive, left
SPKR_A_N	E2	Analogue	VDD_AUDIO	Speaker output negative, left
SPKR_B_P	D1	Analogue	VDD_AUDIO	Speaker output positive, right
SPKR_B_N	D2	Analogue	VDD_AUDIO	Speaker output negative, right
MIC_BIAS	В3	Analogue	VDD_AUDIO, BAT_P	Microphone bias
AU_REF_DCPL	E3	Analogue	VDD_AUDIO	Decoupling of audio reference (for high-quality audio)

LED Drivers	Ball	Pad Type	Supply Domain	Description
LED[1]	D14	Open drain output	See Section 11.9	LED driver
LED[0]	D13	Open drain output	See Section 11.9	LED driver

Power Supplies and Control	Ball	Pad Type	Description
VREGENABLE_H	B14	Analogue	Take high to enable high-voltage linear regulator and switch-mode regulator
VREGIN_H	A15	Regulator input	Input to internal high-voltage linear regulator
VREGOUT_H	B15	Supply	High-voltage linear regulator output
VREGENABLE_L	M2	Analogue	Take high to enable both low- voltage regulator and audio low- voltage regulator
VREGIN_L	N2	Regulator input	Input to internal low-voltage linear regulator for non-audio core circuitry
VDD_ANA	P1	VDD/Low-voltage regulator output	Positive supply output for analogue circuitry and 1.5V regulated output (from internal low-voltage regulator)
VREGIN_AUDIO	А3	Regulator input	Input to internal audio low-voltage linear regulator



Power Supplies and Control	Ball	Pad Type	Description
VDD_AUDIO	A2	VDD/Low-voltage regulator output	Positive supply output for audio circuitry and 1.5V regulated output (from internal low-voltage regulator)
VDD_CHG	A12	Charger input	Lithium ion/polymer battery charger input
BAT_P	B13	Battery terminal +ve	Lithium ion/polymer battery positive terminal. Battery charger output and input to switch-mode regulator
VDD_SMP_CORE	A14	VDD	Positive supply for switch mode control circuitry
LX	A13	Switch-mode power regulator output	Switch-mode power regulator output
VDD_CORE	C15, K15	VDD	Positive supply for internal digital circuitry, 1.5V
VDD_RADIO	M1	VDD/Low-voltage regulator sense	Positive supply for RF circuitry, 1.5V
VDD_LO	N1 8	VDD	Positive supply for local oscillator circuitry, 1.5V
VDD_USB	R14	VDD	Positive supply for UART/USB ports
VDD_PIO	G1 G1	VDD	Positive supply for PIO[3:0] and auxiliary DAC
VDD_PADS	L15	VDD	Positive supply for all other digital Input/Output ports, SPI/PCM ports and PIO[15:4]
VDD_MEM	A4, A8, B9, R8, R13	VDD	Positive supply for flash pads
VSS_DIG	B4, C4, C12, C13, C14, H3, L13, N4, N8, N13,	VSS	Ground connection for internal digital circuitry
VSS_RADIO	J2, K2, L2	vss	Ground connections for RF circuitry



Power Supplies and Control	Ball	Pad Type	Description
VSS_LO	K3, L3	VSS	Ground connections for local oscillator
VSS_ANA	P2	VSS	Ground connections for analogue circuitry
VSS_AUDIO	A1, D3	vss	Ground connection for audio
VSS	C3, F6-F10, G6-G10, H6- H10, J3,J6-J10, K6-10, M3	VSS	Ground connection
BAT_N	B12	Battery terminal -ve	Lithium ion/polymer battery negative terminal. Ground connection for switch-mode regulator
SUBS	R3	VSS	Connection to internal die substrate Connect to lowest possible potential

Unconnected Terminals	Ball	Description
NC	G2, H1, J1, P4	Leave unconnected

C D E F

G

Н

J

Κ

M

Ρ



3.3 **Package Dimensions**




Figure 3.2: 169-ball TFBGA Package Dimensions

© Cambridge Silicon Radio Limited 2006 - 2010

0.50 0.35

0.35

0.5

0.5 1.35 0.85

MO-195

are 0.3 x 0.3 x 0.42mm.

PX

SD

SE

JEDEC

Unit



3.4 PCB Design and Assembly Considerations

This section lists recommendations to achieve maximum board-level reliability of the 8 x 8 x 1.2mm TFBGA 169-ball package:

- NSMD lands, i.e. lands smaller than the solder mask aperture, are preferred because of the greater accuracy of the metal definition process compared to the solder mask process. With solder mask defined pads, the overlap of the solder mask on the land creates a step in the solder at the land interface, which can cause stress concentration and act as a point for crack initiation.
- Ideally, via-in-pad technology should be used to achieve truly NSMD lands. Where this is not possible, a maximum of one trace connected to each land is preferred and this trace should be as thin as possible taking into consideration its current carrying and the RF requirements.
- 35μm thick (1oz) copper lands are recommended rather than 17μm thick (0.5oz). This results in a greater standoff which has been proven to provide greater reliability during thermal cycling.
- Land diameter should be the same as that on the package to achieve optimum reliability.
- Solder paste is preferred to flux during the assembly process because this adds to the final volume of solder in the joint, increasing its reliability.
- Where a nickel gold plating finish is used, the gold thickness should be kept below 0.5μm to prevent brittle gold/tin intermetallics forming in the solder.

3.5 Typical Solder Reflow Profile

See Typical Solder Reflow Profile for Lead-free Devices for information.



4 Bluetooth Modem

4.1 RF Ports

4.1.1 RF_N and RF_P

RF_N and RF_P form a complementary balanced pair and are available for both transmit and receive. On transmit their outputs are combined using an external balun into the single-ended output required for the antenna. Similarly, on receive their input signals are combined internally.

Both terminals present similar complex impedances that may require matching networks between them and the balun. Viewed from the chip, the outputs can each be modelled as an ideal current source in parallel with a lossy capacitor. An equivalent series inductance can represent the package parasitics.




Figure 4.1: Simplified Circuit RF_N and RF_P

RF N and RF P require an external DC bias. The DC level must be set at VDD RADIO.

4.2 RF Receiver

The receiver features a near-zero IF architecture that allows the channel filters to be integrated onto the die. Sufficient out-of-band blocking specification at the LNA input allows the receiver to be used in close proximity to GSM and W-CDMA cellular phone transmitters without being desensitised. The use of a digital FSK discriminator means that no discriminator tank is needed and its excellent performance in the presence of noise allows BlueCore5-Multimedia External to exceed the Bluetooth requirements for co-channel and adjacent channel rejection.

For EDR, the demodulator contains an ADC which digitises the IF received signal. This information is then passed to the EDR modem.

4.2.1 Low Noise Amplifier

The LNA operates in differential mode and takes its input from the shared RF port.

4.2.2 RSSI Analogue to Digital Converter

The ADC implements fast AGC. The ADC samples the RSSI voltage on a slot-by-slot basis. The front-end LNA gain is changed according to the measured RSSI value, keeping the first mixer input signal within a limited range. This improves the dynamic range of the receiver, improving performance in interference limited environments.

4.3 RF Transmitter

4.3.1 IQ Modulator

The transmitter features a direct IQ modulator to minimise frequency drift during a transmit timeslot, which results in a controlled modulation index. Digital baseband transmit circuitry provides the required spectral shaping.



4.3.2 Power Amplifier

The internal PA has a maximum output power that allows BlueCore5-Multimedia External to be used in Class 2 and Class 3 radios without an external RF PA.

4.3.3 Transmit RF Power Control for Class 1 Applications (TX_PWR)

An 8-bit voltage DAC, AUX_DAC, controls the amplification level of the external PA for Class 1 operation. The DAC output is derived from the on-chip band gap and is virtually independent of temperature and supply voltage. Equation 4.1 and Equation 4.2 show the the output voltage:

$$V_{DAC} = MIN \left(\left(3.7V \times \frac{EXT_PA_GAIN}{255} - 0.008 \times I \right), PIOSupply - 0.008 \times I \right)$$

Equation 4.1: Output Voltage with Load Current I

or

$$V_{DAC} = MIN \left(3.7V \times \frac{EXT_PA_GAIN}{255} \right), PIO Supply \right)$$

Equation 4.2: Output Voltage with No Load Current

Note:

PIOSupply = VDD_PIO

BlueCore5-Multimedia External enables the external PA only when transmitting. Before transmitting, the chip normally ramps up the power to the internal PA, then it ramps it down again afterwards. However, if a suitable external PA is used, it may be possible to ramp the power externally by driving the TX_PWR pin on the PA from AUX_DAC.




Figure 4.2: Internal Power Ramping

The PS Key PSKEY_TX_GAINRAMP, is used to control the delay, in units of μ s, between the end of the transmit power ramp and the start of modulation.

PS Key TXRX_PIO_CONTROL controls external RF components such as a switch, an external PA or an external LNA. PIO[0], PIO[1] and the AUX_DAC can be used for this purpose, as Table 4.1 shows.

TXRX_PIO_CONTROL Value	PIO and AUX_DAC Use		
0	PIO[0], PIO[1], and AUX_DAC not used to control RF. Power ramping is internal.		
ALL HILL	PIO[0] is high during RX, PIO[1] is high during TX. AUX_DAC not used. Power ramping is internal.		
2	PIO[0] is high during RX, PIO[1] is high during TX. AUX_DAC used to set gain of external PA. Power ramping is external.		
3	PIO[0] is low during RX, PIO[1] is low during TX. AUX_DAC used to set gain of external PA. Power ramping is external.		
4	PIO[0] is high during RX, PIO[1] is high during TX. AUX_DAC used to set gain of external PA. Power ramping is internal.		

Table 4.1: TXRX_PIO_CONTROL Values



4.4 Bluetooth Radio Synthesiser

The Bluetooth radio synthesiser is fully integrated onto the die with no requirement for an external VCO screening can, varactor tuning diodes, LC resonators or loop filter. The synthesiser is guaranteed to lock in sufficient time across the guaranteed temperature range to meet the Bluetooth v2.1 + EDR specification.

4.5 Baseband

4.5.1 Burst Mode Controller

During transmission the BMC constructs a packet from header information previously loaded into memory-mapped registers by the software and payload data/voice taken from the appropriate ring buffer in the RAM. During reception, the BMC stores the packet header in memory-mapped registers and the payload data in the appropriate ring buffer in RAM. This architecture minimises the intervention required by the processor during transmission and reception.

4.5.2 Physical Layer Hardware Engine

Dedicated logic performs the following:

- Forward error correction
- Header error control
- Cyclic redundancy check
- Encryption
- Data whitening
- Access code correlation
- Audio transcoding

Firmware performs the following voice data translations and operations:

- A-law/μ-law/linear voice data (from host)
- A-law/µ-law/CVSD (over the air)
- Voice interpolation for lost packets
- Rate mismatch correction

The hardware supports all optional and mandatory features of Bluetooth v2.1 + EDR specification including AFH and eSCO.

4.6 Basic Rate Modem

The basic rate modem satisfies the basic data rate requirements of the Bluetooth v2.1 + EDR specification. The basic rate was the standard data rate available on the Bluetooth v1.2 specification and below, it is based on GFSK modulation scheme.

Including the basic rate modern allows BlueCore5-Multimedia External compatibility with earlier Bluetooth products.

The basic rate modem uses the RF ports, receiver, transmitter and synthesiser, alongside the baseband components described in Section 4.5.

4.7 Enhanced Data Rate Modem

The EDR modem satisfies the requirements of the Bluetooth v2.1 + EDR specification. EDR has been introduced to provide 2x and 3x data rates with minimal disruption to higher layers of the Bluetooth stack. BlueCore5-Multimedia External supports both the basic and enhanced data rates and is compliant with the Bluetooth v2.1 + EDR specification.

At the baseband level, EDR utilises both the same 1.6kHz slot rate and the 1MHz symbol rate as defined for the basic data rate. EDR differs in that each symbol in the payload portion of a packet represents 2 or 3 bits. This is achieved using 2 new distinct modulation schemes. Table 4.2 and Figure 4.3 summarise these. Link Establishment and management are unchanged and still use GFSK for both the header and payload portions of these packets.

The enhanced data rate modem uses the RF ports, receiver, transmitter and synthesiser, with the baseband components described in Section 4.5.



Data Rate Scheme	ata Rate Scheme Bits Per Symbol Modulation	
Basic Rate	1	GFSK
EDR	2	π/4 DQPSK
EDR	3	8DPSK (optional)

Table 4.2: Data Rate Schemes

Basic Rate					
Access Code	Header	Payload			
	•				
Enhanced Data I	Rate				
Access Code	Header	Guard	Sync	Payload	Trailer
	•			π/4 DQPSK or 8DPSK—	

Figure 4.3: BDR and EDR Packet Structure





5 Clock Generation

BlueCore5-Multimedia External requires a Bluetooth reference clock frequency of 12MHz to 52MHz from either an externally connected crystal or from an external TCXO source.

All BlueCore5-Multimedia External internal digital clocks are generated using a phase locked loop, which is locked to the frequency of either the external 12MHz to 52MHz reference clock source or an internally generated watchdog clock frequency of 1kHz.

The Bluetooth operation determines the use of the watchdog clock in low-power modes.

5.1 Clock Architecture




Figure 5.1: Clock Architecture

5.2 Input Frequencies and PS Key Settings

BlueCore5-Multimedia External should be configured to operate with the chosen reference frequency. Do this by setting the PS Key PSKEY_ANA_FREQ for all frequencies with an integer multiple of 250kHz. The input frequency default setting in BlueCore5-Multimedia External is 26MHz depending on the software build. Full details are in the software release note for the specific build from www.csrsupport.com.

The following CDMA/3G phone TCXO frequencies are also catered for: 14.40, 15.36, 16.2, 16.8, 19.2, 19.44, 19.68, 19.8 and 38.4MHz. The value of the PS Key is a multiple of 1kHz, so 38.4MHz is selected by using a PS Key value of 38400.

Reference Crystal Frequency (MHz)	PSKEY_ANA_FREQ (kHz)		
14.40	14400		
15.36	15360		
16.20	16200		
16.80	16800		
19.20	19200		
19.44	19440		
19.68	19680		
19.80	19800		
38.40	38400		
n x 0.25	n x 250		
26.00 (default)	26000		

Table 5.1: PS Key Values for CDMA/3G Phone TCXO



5.3 External Reference Clock

5.3.1 Input (XTAL_IN)

The external reference clock is applied to the BlueCore5-Multimedia External XTAL IN input.

BlueCore5-Multimedia External is configured to accept the external reference clock at XTAL_IN by connecting XTAL_OUT to ground. The external clock can be either a digital level square wave or sinusoidal, and this may be directly coupled to XTAL_IN without the need for additional components. A digital level reference clock gives superior noise immunity, as the high slew rate clock edges have lower voltage to phase conversion. If peaks of the reference clock are either below VSS_ANA or above VDD_ANA, it must be driven through a DC blocking capacitor (approximately 33pF) connected to XTAL_IN.

The external reference clock signal should meet the specifications in Table 5.2.

			Min	Тур	Max	Unit
Frequency ^(a)		12	26	52	MHz	
Duty cycle		20:80	50:50	80:20		
Edge jitter (at zero crossing)		No.	1	15	ps rms	
	AC coupled sinusoid		0.4	8	VDD_ANA ^(b)	V pk-pk
Signal level	V _{IL}	K.X	200	VSS_ANA ^(c)	-	√V V
	DC coupled digital	۶	33	VDD_ANA ^(b)	er.	V

Table 5.2: External Clock Specifications

5.3.2 XTAL IN Impedance in External Mode

The impedance of XTAL_IN does not change significantly between operating modes, typically 10fF. When transitioning from deep sleep to an active state a spike of up to 1pC may be measured. For this reason CSR recommends that a buffered clock input is used.

5.3.3 Clock Start-up Delay

BlueCore5-Multimedia External hardware incorporates an automatic 5ms delay after the assertion of the system clock request signal before running firmware, see Figure 5.2. This is suitable for most applications using an external clock source. However, there may be scenarios where the clock cannot be guaranteed to either exist or be stable after this period. Under these conditions, BlueCore5-Multimedia External firmware provides a software function that extends the system clock request signal by a period stored in PSKEY_CLOCK_STARTUP_DELAY. This value is set in milliseconds from 1ms to 31ms. Zero is the default entry for 5ms delay.

This PS Key allows the designer to optimise a system where clock latencies may be longer than 5ms while still keeping the current consumption of BlueCore5-Multimedia External as low as possible. BlueCore5-Multimedia External consumes about 2mA of current for the duration of PSKEY_CLOCK_STARTUP_DELAY before activating the firmware.

5.3.4 Clock Timing Accuracy

As Figure 5.2 shows, the 250ppm timing accuracy on the external clock is required 2ms after the firmware begins to run. This is to guarantee that the firmware can maintain timing accuracy in accordance with the Bluetooth v2.1 + EDR specification. Radio activity may occur after 6ms after the firmware starts. Therefore, at this point the timing accuracy of the external clock source must be within ± 20 ppm.

⁽a) The frequency should be an integer multiple of 250kHz except for the CDMA/3G frequencies

⁽b) VDD_ANA is 1.50V nominal

⁽c) If driven via a DC blocking capacitor max amplitude is reduced to 750mV pk-pk for non 50:50 duty cycle






Figure 5.2: TCXO Clock Accuracy

5.4 Crystal Oscillator (XTAL_IN, XTAL_OUT)

BlueCore5-Multimedia External contains a crystal driver circuit. This operates with an external crystal and capacitors to form a Pierce oscillator. The external crystal is connected to pins XTAL_IN, XTAL_OUT.




Figure 5.3: Crystal Driver Circuit

Figure 5.4 shows an electrical equivalent circuit for a crystal. The crystal appears inductive near its resonant frequency. It forms a resonant circuit with its load capacitors.




Figure 5.4: Crystal Equivalent Circuit

The resonant frequency may be trimmed with the crystal load capacitance. BlueCore5-Multimedia External contains variable internal capacitors to provide a fine trim.

Parameter	Min	Тур	Max	Unit
Frequency	16	26	26	MHz
Initial Tolerance	-	±25	-	ppm
Pullability	-	±20	-	ppm/pF

Table 5.3: Crystal Specification

The BlueCore5-Multimedia External driver circuit is a transconductance amplifier. A voltage at XTAL_IN generates a current at XTAL_OUT. The value of transconductance is variable and may be set for optimum performance.



5.4.1 Load Capacitance

For resonance at the correct frequency the crystal should be loaded with its specified load capacitance, which is defined for the crystal. This is the total capacitance across the crystal viewed from its terminals. BlueCore5-Multimedia External provides some of this load with the capacitors C_{trim} and C_{int} . The remainder should be from the external capacitors labelled C_{t1} and C_{t2} . C_{t1} should be three times the value of C_{t2} for best noise performance. This maximises the signal swing and slew rate at XTAL_IN (to which all on-chip clocks are referred).

Crystal load capacitance, C_I is calculated with Equation 5.1:

$$C_{l} = C_{int} + \frac{(C_{t2} + C_{trim}) C_{t1}}{C_{t2} + C_{trim} + C_{t1}}$$

Equation 5.1: Load Capacitance

Note:

C_{trim} = 3.4pF nominal (mid-range setting)

 $C_{int} = 1.5pF$

C_{int} does not include the crystal internal self capacitance; it is the driver self capacitance.

5.4.2 Frequency Trim

BlueCore5-Multimedia External enables frequency adjustments to be made. This feature is typically used to remove initial tolerance frequency errors associated with the crystal. Frequency trim is achieved by adjusting the crystal load capacitance with an on-chip trim capacitor, C_{trim}. The value of C_{trim} is set by a 6-bit word in the PSKEY_ANA_FTRIM. Its value is calculated as follows:

$$C_{trim} = 125fF \times PSKEY_ANA_FTRIM$$

Equation 5.2: Trim Capacitance

The C_{trim} capacitor is connected between XTAL_IN and ground. When viewed from the crystal terminals, the combination of the tank capacitors and the trim capacitor presents a load across the terminals of the crystal which varies in steps of typically 125fF for each least significant bit increment of PSKEY_ANA_FTRIM.

Equation 5.3 describes the frequency trim.

$$\frac{\Delta(F_x)}{F_x} = \text{pullability} \times 0.110 \times \left(\frac{C_{t1}}{C_{t1} + C_{t2} + C_{trim}}\right) (\text{ppm/LSB})$$

Equation 5.3: Frequency Trim

Note:

 F_x = crystal frequency

Pullability is a crystal parameter with units of ppm/pF

Total trim range is 0 to 63

If not specified, the pullability of a crystal may be calculated from its motional capacitance with Equation 5.4.

$$\frac{\partial (F_X)}{\partial (C_I)} = F_X \cdot \frac{C_m}{2(C_I + C_0)^2}$$

Equation 5.4: Pullability

Note:

C₀ = Crystal self capacitance (shunt capacitance)

C_m = Crystal motional capacitance (series branch capacitance in crystal model), see Figure 5.4

It is a Bluetooth requirement that the frequency is always within ±20ppm. The trim range should be sufficient to pull the crystal within ±5ppm of the exact frequency. This leaves a margin of ±15ppm for frequency drift with ageing and temperature. A crystal with an ageing and temperature drift specification of better than ±15ppm is required.



5.4.3 Transconductance Driver Model

The crystal and its load capacitors should be viewed as a transimpedance element, whereby a current applied to one terminal generates a voltage at the other. The transconductance amplifier in BlueCore5-Multimedia External uses the voltage at its input, XTAL_IN, to generate a current at its output, XTAL_OUT. Therefore, the circuit will oscillate if the transconductance, transimpedance product is greater than unity. For sufficient oscillation amplitude, the product should be greater than three. The transconductance required for oscillation is defined by the relationship shown in Equation 5.5.

$$g_{m} > 3 \frac{(2\pi F_{x})^{2} R_{m} ((C_{0} + C_{int})(C_{t1} + C_{t2} + C_{trim}) + C_{t1} (C_{t2} + C_{trim}))}{C_{t1} (C_{t2} + C_{trim})}$$

Equation 5.5: Transconductance Required for Oscillation

BlueCore5-Multimedia External guarantees a transconductance value of at least 2mA/V at maximum drive level.

Note:

More drive strength is required for higher frequency crystals, higher loss crystals (larger R_m) or higher capacitance loading

Optimum drive level is attained when the level at XTAL_IN is approximately 1V pk-pk. The drive level is determined by the crystal driver transconductance.

5.4.4 Negative Resistance Model

An alternative representation of the crystal and its load capacitors is a frequency dependent resistive element. The driver amplifier may be considered as a circuit that provides negative resistance. For oscillation, the value of the negative resistance must be greater than that of the crystal circuit equivalent resistance. Although the BlueCore5-Multimedia External crystal driver circuit is based on a transimpedance amplifier, an equivalent negative resistance can be calculated for it using Equation 5.6.

$$\mathsf{R}_{\mathsf{neg}} > \frac{\mathsf{C}_{\mathsf{t1}}(\mathsf{C}_{\mathsf{t2}} + \mathsf{C}_{\mathsf{trim}})}{\mathsf{g}_{\mathsf{m}}(2\mathsf{\pi}\mathsf{F}_{\mathsf{x}})^2(\mathsf{C}_{\mathsf{0}} + \mathsf{C}_{\mathsf{int}})((\mathsf{C}_{\mathsf{t1}} + \mathsf{C}_{\mathsf{t2}} + \mathsf{C}_{\mathsf{trim}}) + \mathsf{C}_{\mathsf{t1}}(\mathsf{C}_{\mathsf{t2}} + \mathsf{C}_{\mathsf{trim}}))^2}$$

Equation 5.6: Equivalent Negative Resistance

This formula shows the negative resistance of the BlueCore5-Multimedia External driver as a function of its drive strength.

The value of the driver negative resistance may be easily measured by placing an additional resistance in series with the crystal. The maximum value of this resistor (oscillation occurs) is the equivalent negative resistance of the oscillator.

5.4.5 Crystal PS Key Settings

The BlueCore5-Multimedia External firmware automatically controls the drive level on the crystal circuit to achieve optimum input swing. The PSKEY_XTAL_TARGET_AMPLITUDE is used by the firmware to servo the required amplitude of crystal oscillation. Refer to the software build release note for a detailed description.

BlueCore5-Multimedia External should be configured to operate with the chosen reference frequency.



6 Bluetooth Stack Microcontroller

A 16-bit RISC MCU is used for low power consumption and efficient use of memory.

The MCU, interrupt controller and event timer run the Bluetooth software stack and control the Bluetooth radio and host interfaces.

6.1 Programmable I/O Ports, PIO and AIO

18 lines of programmable bidirectional I/O are provided.

Note:

PIO[15:4] are powered from VDD_PADS and PIO[3:0] are powered from VDD_PIO. AIO[1:0] are powered from VDD_ANA.

Any of the PIO lines can be configured as interrupt request lines or as wake-up lines from sleep modes. PIO[6] or PIO[2] can be configured as a request line for an external clock source. Using PSKEY_CLOCK_REQUEST_ENABLE, this terminal can be configured to be low when BlueCore5-Multimedia External is in deep sleep and high when a clock is required.

Note:

CSR cannot guarantee that the PIO assignments remain as described. Refer to the relevant software release note for the implementation of these PIO lines, as they are firmware build-specific.

BlueCore5-Multimedia External has 2 general-purpose analogue interface pins, AlO[1:0], used to access internal circuitry and control signals. Auxiliary functions available on the analogue interface include a 10-bit ADC and a 8-bit DAC. Signals selectable on this interface include the band gap reference voltage and a variety of clock signals: 64, 48, 32, 24, 16, 12, 8, 6 and 2MHz (outputted from AlO[0] only) and the XTAL and XTAL/2 clock frequency (outputted from AlO[0] and AlO[1]). When used with analogue signals the voltage range is constrained by the analogue supply voltage. When configured to drive out digital level signals (clocks) generated from within the analogue part of the device, the output voltage level is determined by VDD_ANA.

6.2 TCXO Enable OR Function

An OR function exists for clock enable signals from a host controller and BlueCore5-Multimedia External where either device can turn on the clock without having to wake up the other device, see Figure 6.1. PIO[3] can be used as the host clock enable input and PIO[2] can be used as the OR output with the TCXO enable signal from BlueCore5-Multimedia External.

Note:

To turn on the clock, the clock enable signal on PIO[3] must be high.




Figure 6.1: Example TCXO Enable OR Function



On reset and up to the time the PIO has been configured, PIO[2] is tristate. Therefore, the developer must ensure that the circuitry connected to this pin is pulled via a $470 k\Omega$ resistor to the appropriate power rail. This ensures that the TCXO is oscillating at start up.

6.3 WLAN Coexistence Interface

Dedicated hardware is provided to implement a variety of WLAN coexistence schemes. Channel skipping AFH, priority signalling, channel signalling and host passing of channel instructions are all supported. The features are configured in firmware.

For more information see Bluetooth and IEEE 802.11 b/g Co-existence Solutions Overview.





7 Kalimba DSP

The Kalimba DSP is an open platform Kalimba DSP allowing signal processing functions to be performed on overair data or codec data in order to enhance audio applications. Figure 7.1 shows the Kalimba DSP interfaces to other functional blocks within BlueCore5-Multimedia External.




Figure 7.1: Kalimba DSP Interface to Internal Functions

The key features of the DSP include:

- 64MIPS performance, 24-bit fixed point DSP core
- Single cycle MAC of 24 x 24-bit multiply and 56-bit accumulate
- 32-bit instruction word
- Separate program memory and dual data memory, allowing an ALU operation and up to two memory accesses in a single cycle
- Zero overhead looping
- Zero overhead circular buffer indexing
- Single cycle barrel shifter with up to 56-bit input and 24-bit output
- Multiple cycle divide (performed in the background)
- Bit reversed addressing
- Orthogonal instruction set
- Low overhead interrupt



8 Memory Interface and Management

8.1 Memory Management Unit

The MMU provides a number of dynamically allocated ring buffers that hold the data that is in transit between the host, the air or the Kalimba DSP. The dynamic allocation of memory ensures efficient use of the available RAM and is performed by a hardware MMU to minimise the overheads on the processor during data/voice transfers.

8.2 System RAM

48KB of on-chip RAM supports the RISC MCU and is shared between the ring buffers used to hold voice/data for each active connection and the general-purpose memory required by the Bluetooth stack.

8.3 Kalimba DSP RAM

Additional on-chip RAM is provided to support the Kalimba DSP:

- 16K x 24-bit for data memory 1 (DM1)
- 12K x 24-bit for data memory 2 (DM2)
- 6K x 32-bit for program memory (PM)

Note:

The Kalimba DSP can also execute directly from external flash, using a 64-instruction on-chip cache.

8.4 External Memory Driver

The External Memory Driver interface can be used to connect to the external flash memory and also to the optional external RAM for memory intensive applications.

8.5 External Flash Memory (32Mb)

Up to 32Mb of external flash is available on the BlueCore5-Multimedia External, though typically 8Mb is used. The external flash memory is provided for system firmware and the Kalimba DSP coprocessor code implementation.

FLASH_RP# is the flash reset signal. This behaves in the same way as the hard reset but is delayed by a couple of clock cycles. It only moves during boot.

8.6 Off-chip Program Memory

The external memory port provides a facility to interface up to 32Mb of 16-bit external memory. This off-chip storage stores BlueCore5-Multimedia External settings and program code. Flash is the storage mechanism typically used by BlueCore5-Multimedia External modules. However external masked ROM may also be used if the host takes over responsibility for storing configuration data.

The external memory port is:

- 16 bidirectional data lines, D[15:0]
- 21 output address lines, A[20:0]
- 3 active low output control signals, WE#, CE# and OE#
 - WE# is asserted when data is written to external memory
 - OE# is asserted when data is read from external memory
 - The chip select line CS# is asserted when any data transfer (read or write) is required

All of the external memory port connections are implemented using CMOS technology and use standard 0V to VDD_MEM signal levels.

Note:

In addition to these hardware requirements, take care to ensure that the sector organisation of the extended memory has the correct format. A sector is defined as an individually erasable area of external flash.

Ensure that external memory devices meet certain minimum specifications, see Table 8.1.



Parameter	Value		
Data width	16-bit		
Minimum capacity	4Mb (256KW)		
Maximum	90ns @125°C 50pF load		
Maximum access time	110ns @85°C 10pF load		

Table 8.1: Flash Device Hardware Requirements

8.6.1 Minimum Flash Specification

The flash device used with BlueCore5-Multimedia External must meet the following criteria:

- Either standard or extended form of the JEDEC (AMD/Fujitsu/SST) or Intel command set
- Access time must be ≤90ns @125°C 50pF load or ≤110ns @85°C 10pF load (typically ≤ 70ns)
- Write strobe of 100ns
- Accessible in word mode, i.e. via a 16-bit data bus
- Support changing different bits within each word from 1 to 0 in at least two separate programming operations
- Programming and erase times must have fixed upper limits
- Must be bottom boot or uniform sector
- Must have independently erasable sectors with at least the following boundaries (see Memory Map for more information)

Word Address	Size (KW)
0x00000 - 0x01FFF	8
0x02000 - 0x02FFF	1412
0x03000 - 0x03FFF	4
0x04000 - 0x07FFF	16
0x08000 - 0x0FFFF	32
0x10000 - 0x17FFF	32
0x18000	Don't care

Table 8.2: Flash Sector Boundaries

Important Note:

As well as satisfying the criteria in Section 8.6.1 a device must also support the Common Flash Interface described in Section 8.6.2 or be supported in the BlueCore5-Multimedia External firmware and host-side tools.

8.6.2 Common Flash Interface

The firmware can adapt automatically to work with some flash devices, when the flash device satisfies the minimum flash specification described in Section 8.6.1 and it meets the following criteria:

- The device must support the Common Flash Interface, as defined by JEDEC standard JESD68.
- The device must return one of the following codes for either the Primary or Alternative Algorithm Command Set (offset 0x13b or 0x17 of the Query Structure Output):



Code	Description
0x0001	Intel/Sharp Extended Command Set
0x0002	AMD/Fujitsu Standard Command Set
0x0003	Intel Standard Command Set
0x0701	AMD/Fujitsu Extended Command Set

Table 8.3: Common Flash Interface Algorithm Command Set Codes

The device must return one of the following patterns of Erase Block Region Information (beginning at offset 0x2d of the Query Structure Output).

Erase Block Region	Number of Erase Blocks	Block Size
1	128, 256, 512 or 1024	4KB

Table 8.4: Erase Block Region Information for Uniform 2KW Sectors

Erase Block Region	Number of Erase Blocks	Block Size	
1	256, 512, 1024 or 2048	2KB	

Table 8.5: Erase Block Region Information for Uniform 1KW Sectors

Erase Block Region	Number of Erase Blocks	Block Size
A HILL	8 61	8KB
2	7, 15, 31 or 63	64KB

Table 8.6: Erase Block Region Information for 8 x 4KW, n x 32KW Sectors

Erase Block Region	Number of Erase Blocks	Block Size
1	1	16KB
2	2	8KB
3	1	32KB
4	7, 15, 31 or 63	64KB

Table 8.7: Erase Block Region Information for 1 x 8KW, 2 x 4KW, 1 x 16KW, n x 32KW Sectors

Important Note:

If any of these criteria is not met, then the device will not work unless it is supported by the BlueCore5-Multimedia External firmware.

8.6.3 Virtual Machine Requirements

Note:

The minimum requirements for external Flash are shown in Table 8.1 and Section 8.6.1, these figures are based on running Bluetooth HCl stack.



BlueCore5-Multimedia External can run VM applications and as part of the VM configuration the internal processing clock speed and number of memory wait states can be set. To maximise VM application performance it may be necessary to:

- Use 70ns flash devices
- Set 2 wait states
- Set the clock to 32MHz

8.6.4 Memory Timing

Table 8.8 and Figure 8.1 show memory write cycle timing for BlueCore5-Multimedia External.

Symbol	Parameter	Minimum ^(a)	Typical	Maximum ^(a)	Unit
t _{wc}	Write cycle time	300	-	-	ns
t _{dat:su}	Data set-up time	150		-	ns
t _{dat:hd}	Data hold time	150	IV	-	ns
t _{addr:su}	Address set-up time	150	4	-	ns
t _{we:low}	WE# low	100	82	-	ns

Table 8.8: Memory Write Cycle

(a) Valid for temperatures between -40 and 85°C




Figure 8.1: Memory Write Cycle

Table 8.9 and Figure 8.2 show memory read cycle timing for BlueCore5-Multimedia External.



Symbol	Parameter	Minimum ^(a)	Typical	Maximum ^(a)	Unit
t _{rc}	Read cycle time	114	125	-	ns
t _{aa}	Address access time	-	-	110	ns
t _{re}	Read enable access time	-	-	110	ns
t _{dat:hd}	Data hold time from address line	0	-	_	ns

Table 8.9: Memory Read Cycle

 $^{^{\}rm (a)}$ Valid for temperatures between -40 and 85°C




Figure 8.2: Memory Read Cycle



9 Serial Interfaces

9.1 UART Interface

BlueCore5-Multimedia External has a standard UART serial interface that provides a simple mechanism for communicating with other serial devices using the RS232 protocol.




Figure 9.1: Universal Asynchronous Receiver

Figure 9.1 shows the 4 signals that implement the UART function. When BlueCore5-Multimedia External is connected to another digital device, UART_RX and UART_TX transfer data between the 2 devices. The remaining 2 signals, UART_CTS and UART_RTS, can implement RS232 hardware flow control where both are active low indicators.

UART configuration parameters, such as baud rate and packet format, are set using BlueCore5-Multimedia External firmware.

Note:

To communicate with the UART at its maximum data rate using a standard PC, an accelerated serial port adapter card is required for the PC.

Parameter	MAN	Possible Values
David sale	Minimum	1200 baud (≤2%Error)
Baud rate	Minimum	9600 baud (≤1%Error)
100	Maximum	4Mbaud (≤1%Error)
Flow control		RTS/CTS or None
Parity		None, Odd or Even
Number of stop bits		1 or 2
Bits per byte		8

Table 9.1: Possible UART Settings

The UART interface can reset BlueCore5-Multimedia External on reception of a break signal. A break is identified by a continuous logic low (0V) on the UART_RX terminal, as Figure 9.2 shows. If t_{BRK} is longer than the value, defined by PSKEY_HOSTIO_UART_RESET_TIMEOUT, a reset occurs. This feature allows a host to initialise the system to a known state. Also, BlueCore5-Multimedia External can emit a break character that may be used to wake the host.

© Cambridge Silicon Radio Limited 2006 - 2010





Figure 9.2: Break Signal

Note:

The DFU boot loader must be loaded into the flash device before the UART or USB interfaces can be used. This initial flash programming can be done via the SPI.

Table 9.2 shows a list of commonly used baud rates and their associated values for the PSKEY_UART_BAUDRATE. There is no requirement to use these standard values. Any baud rate within the supported range can be set in the PS Key according to the formula in Equation 9.1.

Baud Rate =
$$\frac{PSKEY_UART_BAUDRATE}{0.004096}$$

Equation 9.1: Baud Rate

David Data	Persistent :	Store Value	F
Baud Rate	Hex	Dec	Error
1200	0x0005	5	1.73%
2400	0x000a	10	1.73%
4800	0x0014	20	1.73%
9600	0x0027	39	-0.82%
19200	0x004f	79	0.45%
38400	0x009d	157	-0.18%
57600	0x00ec	236	0.03%
76800	0x013b	315	0.14%
115200	0x01d8	472	0.03%
230400	0x03b0	944	0.03%
460800	0x075f	1887	-0.02%
921600	0x0ebf	3775	0.00%
1382400	0x161e	5662	-0.01%
1843200	0x1d7e	7550	0.00%
2764800	0x2c3d	11325	0.00%
3686400	0x3afb	15099	0.00%

Table 9.2: Standard Baud Rates

9.1.1 UART Configuration While Reset is Active

The UART interface for BlueCore5-Multimedia External is tristate while the chip is being held in reset. This allows the user to daisy chain devices onto the physical UART bus. The constraint on this method is that any devices connected to this bus must tristate when BlueCore5-Multimedia External reset is de-asserted and the firmware begins to run.



9.1.2 UART Bypass Mode




Figure 9.3: UART Bypass Architecture

Alternatively, for devices that do not tristate the UART bus, the UART bypass mode on BlueCore5-Multimedia External can be used. The default state of BlueCore5-Multimedia External after reset is deasserted; this is for the host UART bus to be connected to the BlueCore5-Multimedia External UART, thereby allowing communication to BlueCore5-Multimedia External via the UART. All UART bypass mode connections are implemented using CMOS technology and have signalling levels of 0V and VDD_PADS.

To apply the UART bypass mode, a BCCMD command is issued to BlueCore5-Multimedia External. Upon this issue, it switches the bypass to PIO[7:4] as Figure 9.3 shows. When the bypass mode has been invoked, BlueCore5-Multimedia External enters the deep sleep state indefinitely.

To re-establish communication with BlueCore5-Multimedia External, the chip must be reset so that the default configuration takes effect.

It is important for the host to ensure a clean Bluetooth disconnection of any active links before the bypass mode is invoked. Therefore, it is not possible to have active Bluetooth links while operating the bypass mode.

Note:

When in bypass mode, the UART signal levels on the PIO are at VDD_PADS level and when not bypassed, i.e. when using the normal UART pins, the levels are at VDD_USB levels.

9.1.3 Current Consumption in UART Bypass Mode

The current consumption for a device in UART bypass mode is equal to the values quoted for a device in standby mode.

9.2 USB Interface

BlueCore5-Multimedia External has a full-speed (12Mbps) USB interface for communicating with other compatible digital devices. The USB interface on the BlueCore5-Multimedia External acts as a USB peripheral, responding to requests from a master host controller.

BlueCore5-Multimedia External supports the *Universal Serial Bus Specification, Revision v2.0 (USB v2.0 Specification)*, available from http://www.usb.org. For more information on how to integrate the USB interface on BlueCore5-Multimedia External see the *Bluetooth and USB Design Considerations Application Note*.

As well as describing USB basics and architecture, the application note describes:

- Power distribution for high and low bus-powered configurations
- Power distribution for self-powered configuration, which includes USB VBUS monitoring
- USB enumeration
- Electrical design guidelines for the power supply and data lines, as well as PCB tracks and the effects of ferrite beads
- USB suspend modes and Bluetooth low-power modes:
 - Global suspend
 - Selective suspend, includes remote wake
 - Wake on Bluetooth, includes permitted devices and set-up prior to selective suspend



- Suspend mode current draw
- PIO status in suspend mode
- Resume, detach and wake PIOs
- Battery charging from USB, which describes dead battery provision, charge currents, charging in suspend modes and USB VBUS voltage consideration
- USB termination when interface is not in use
- Internal modules, certification and non-specification compliant operation

9.3 Programming and Debug Interface

Important Note:

The SPI is used to program and configure (PS Keys), and debug the BlueCore5-Multimedia External. It is required in production. Ensure the 4 SPI signals are brought out to either test points or a header.

CSR provides development and production tools to communicate over the SPI from a PC, although a level translator circuit is often required. All are available from CSR.

BlueCore5-Multimedia External uses a 16-bit data and 16-bit address programming and debug interface. Transactions can occur when the internal processor is running or is stopped.

Data may be written or read one word at a time, or the auto-increment feature is available for block access.

9.3.1 Instruction Cycle

The BlueCore5-Multimedia External is the slave and receives commands on SPI_MOSI and outputs data on SPI_MISO. Table 9.3 shows the instruction cycle for a SPI transaction.

1	Reset the SPI interface	Hold SPI_CS# high for two SPI_CLK cycles
2	Write the command word	Take SPI_CS# low and clock in the 8-bit command
3	Write the address	Clock in the 16-bit address word
4	Write or read data words	Clock in or out 16-bit data word(s)
5	Termination	Take SPI_CS# high

Table 9.3: Instruction Cycle for a SPI Transaction

With the exception of reset, SPI_CS# must be held low during the transaction. Data on SPI_MOSI is clocked into the BlueCore5-Multimedia External on the rising edge of the clock line SPI_CLK. When reading, BlueCore5-Multimedia External replies to the master on SPI_MISO with the data changing on the falling edge of the SPI_CLK. The master provides the clock on SPI_CLK. The transaction is terminated by taking SPI_CS# high.

Sending a command word and the address of a register for every time it is to be read or written is a significant overhead, especially when large amounts of data are to be transferred. To overcome this BlueCore5-Multimedia External offers increased data transfer efficiency via an auto increment operation. To invoke auto increment, SPI_CS# is kept low, which auto increments the address, while providing an extra 16 clock cycles for each extra word to be written or read.

9.3.2 Multi-slave Operation

BlueCore5-Multimedia External should not be connected in a multi-slave arrangement by simple parallel connection of slave MISO lines. When BlueCore5-Multimedia External is deselected (SPI_CS# = 1), the SPI_MISO line does not float. Instead, BlueCore5-Multimedia External outputs 0 if the processor is running or 1 if it is stopped.

9.4 I²C Interface

9.4.1 Software I²C Interface

PIO[8:6] can be used to form a master I²C interface. The interface is formed using software to drive these lines. Therefore it is suited only to relatively slow functions such as driving a dot matrix LCD, keyboard scanner or EEPROM.






Figure 9.4: Example EEPROM Connection

9.4.2 Bit-serialiser Interface

In addition to the software I²C interface outlined in Section 9.4.1, the BlueCore5-Multimedia External includes a configurable hardware bit-serialiser interface. Any 3 PIOs can be used as a serial master interface by configuring the hardware bit-serialiser. In the I²C master mode, the hardware bit-serialiser supports address, direction and ACK handling, but does not support multi-master I²C bus systems. I²C slave mode is also not supported.

Note:

The I²C interface can be directly controlled by the MCU or the Kalimba DSP.

Suitable firmware is required to support the hardware bit-serialiser interface.

I2C and SPI are supported.



10 Audio Interface

The audio interface circuit consists of:

- Stereo audio codec
- Dual audio inputs and outputs
- A configurable PCM, I²S or SPDIF interface

Figure 10.1 shows the functional blocks of the interface. The codec supports stereo playback and recording of audio signals at multiple sample rates with a resolution of 16-bit. The ADC and the DAC of the codec each contain 2 independent channels. Any ADC or DAC channel can be run at its own independent sample rate.




Figure 10.1: Audio Interface

The interface for the digital audio bus shares the same pins as the PCM codec interface described in Section 10.3 which means each of the audio buses are mutually exclusive in their usage. Table 10.1 lists these alternative functions.

PCM Interface	SPDIF Interface	I ² S Interface
PCM_OUT	SPDIF_OUT	SD_OUT
PCM_IN	SPDIF_IN	SD_IN
PCM_SYNC	334 68	ws
PCM_CLK	200 6	SCK

Table 10.1: Alternative Functions of the Digital Audio Bus Interface on the PCM Interface

10.1 Audio Input and Output

The audio input circuitry consists:

- 2 independent channels programmed for either microphone or line input
- Each channel is independently configurable to be either single-ended or fully differential
- Each channel has an analogue and digital programmable gain stage for optimisation of different microphones

The audio output circuitry consists of a dual differential class A-B output stage.

10.2 Stereo Audio Codec Interface

The main features of the interface are:

- Stereo and mono analogue input for voice band and audio band
- Stereo and mono analogue output for voice band and audio band
- Support for stereo digital audio bus standards such as I2S
- Support for IEC-60958 standard stereo digital audio bus standards, e.g. SPDIF and AES3/EBU
- Support for PCM interfaces including PCM master codecs that require an external system clock



Important Note:

To avoid any confusion regarding stereo operation this data sheet explicitly states which is the left and right channel for audio input and output. With respect to software and any registers, channel 0 or channel A represents the left channel and channel 1 or channel B represents the right channel for both input and output.

10.2.1 Stereo Audio Codec Block Diagram




Figure 10.2: Stereo Codec Audio Input and Output Stages

The stereo audio codec uses a fully differential architecture in the analogue signal path, which results in low noise sensitivity and good power supply rejection while effectively doubling the signal amplitude. It operates from a single power-supply of 1.5V and uses a minimum of external components.

10.2.2 Stereo Codec Set-up

The configuration and control of the ADC is through VM functions described in appropriate BlueLab Multimedia documentation. This section is an overview of the parameters that can be set up using the VM functions.

The Kalimba DSP can communicate its codec requirements to the MCU, and therefore also to the VM, by exchange of messages. The messages used between the Kalimba DSP and the embedded MCU are based on interrupts:

- 1 interrupt between the MCU and Kalimba DSP
- 1 interrupt between the Kalimba DSP and the MCU

Message content is transmitted using shared memory. There are VM and DSP library functions to send and receive messages; refer to BlueLab Multimedia documentation for further details.



10.2.3 ADC

The ADC consists of:

- 2 second-order Sigma-Delta converters allowing 2 separate channels that are identical in functionality, as Figure 10.2 shows.
- 2 gain stages for each channel, 1 of which is an analogue gain stage and the other is a digital gain stage.

10.2.4 ADC Sample Rate Selection

Each ADC supports the following sample rates:

- 8kHz
- 11.025kHz
- 16kHz
- 22.05kHz
- 24kHz
- 32kHz
- 44.1kHz

10.2.5 ADC Digital Gain

The digital gain stage has a programmable selection value in the range of 0 to 15 with the associated ADC gain settings summarised in Table 10.2. There is also a high resolution digital gain mode that allows the gain to be changed in 1/32dB steps. Contact CSR for more information.

Gain Selection Value	ADC Digital Gain Setting (dB)	Gain Selection Value	ADC Digital Gain Setting (dB)
0	0 83	8	-24
1	3.5	9	-20.5
2	6	10	-18
3	9.5	11	-14.5
242	12	12	-12
5	15.5	13	-8.5
6	18	14	-6
7	21.5	15	-2.5

Table 10.2: ADC Digital Gain Rate Selection

10.2.6 ADC Analogue Gain

Figure 10.3 shows the equivalent block diagram for the ADC analogue amplifier. It is a two-stage amplifier:

- The first stage amplifier has a selectable gain of either bypass for line input mode or gain of 24dB gain for the microphone mode.
- The second stage has a programmable gain with seven individual 3dB steps. By combining the 24dB gain selection of the microphone input with the seven individual 3dB gain steps, the overall range of the analogue amplifier is approximately -3dB to 42dB in 3dB steps. The a VM function controls all the gain control of the ADC.






Figure 10.3: ADC Analogue Amplifier Block Diagram

10.2.7 DAC

The DAC consists of:

- 2 second-order Sigma-Delta converters allowing 2 separate channels that are identical in functionality, as Figure 10.2 shows.
- 2 gain stages for each channel, 1 of which is an analogue gain stage and the other is a digital gain stage.

10.2.8 DAC Sample Rate Selection

Each DAC supports the following samples rates:

- 8kHz
- 11.025kHz
- 12kHz
- 16kHz
- 22.050kHz
- 24kHz
- 32kHz
- 44.1kHz
- 48kHz

10.2.9 DAC Digital Gain

The digital gain stage has a programmable selection value in the range of 0 to 15 with associated DAC gain settings, summarised in Table 10.3. There is also a high resolution digital gain mode that allows the gain to be changed in 1/32dB steps. Contact CSR for more information.

The overall gain control of the DAC is controlled by a VM function. Its setting is a combined function of the digital and analogue amplifier settings.



Digital Gain Selection Value	DAC Digital Gain Setting (dB)	Digital Gain Selection Value	DAC Digital Gain Setting (dB)
0	0	8	-24
1	3.5	9	-20.5
2	6	10	-18
3	9.5	11	-14.5
4	12	12	-12
5	15.5	13	-8.5
6	18	14	-6
7	21.5	15	-2.5

Table 10.3: DAC Digital Gain Rate Selection

10.2.10 DAC Analogue Gain

As Table 10.4 shows the DAC analogue gain stage consists of 8 gain selection values that represent seven 3dB steps.

The a VM function controls the overall gain control of the DAC. Its setting is a combined function of the digital and analogue amplifier settings.

Analogue Gain Selection Value	DAC Analogue Gain Setting (dB)	Analogue Gain Selection Value	DAC Analogue Gain Setting (dB)
7	3	3	-9
6	0	2	-12
5	-3	1	-15
4	-6	0	-18

Table 10.4: DAC Analogue Gain Rate Selection

10.2.11 IEC 60958 Interface

The IEC 60958 interface is a digital audio interface that uses bi-phase coding to minimise the DC content of the transmitted signal and allows the receiver to decode the clock information from the transmitted signal. The IEC 60958 specification is based on the 2 industry standards:

- AFS/FBU
- Sony and Philips interface specification SPDIF

The interface is compatible with IEC 60958-1, IEC 60958-3 and IEC 60958-4.

The SPDIF interface signals are SPDIF_IN and SPDIF_OUT and are shared on the PCM interface pins. The input and output stages of the SPDIF pins can interface to:

- A 75Ω coaxial cable with an RCA connector, see Figure 10.4
- An optical link that uses Toslink optical components, see Figure 10.5.






Figure 10.4: Example Circuit for SPDIF Interface (Co-Axial)



Figure 10.5: Example Circuit for SPDIF Interface (Optical)

10.2.12 Microphone Input

Figure 10.6 shows recommended biasing for each microphone. The microphone bias, MIC_BIAS, derives its power from the BAT_P and requires a 1µF capacitor on its output.




Figure 10.6: Microphone Biasing

Note:

Figure 10.6 shows a single channel only.

The MIC_BIAS is like any voltage regulator and requires a minimum load to maintain regulation. The MIC_BIAS maintains regulation within the limits 0.200mA to 1.230mA. If the microphone sits below these limits, then the microphone output must be pre-loaded with a large value resistor to ground.

G-TW-0000213.2.2



The audio input is intended for use in the range from $1\mu A$ @ 94dB SPL to about $10\mu A$ @ 94dB SPL. With biasing resistors R1 and R2 equal to $1k\Omega$, this requires microphones with sensitivity between about -40dBV and -60dBV.

The input impedance at MIC_A_N, MIC_A_P, MIC_B_N and MIC_B_P is typically 6.0kΩ.

C1 and C2 should be 150nF if bass roll-off is required to limit wind noise on the microphone.

R1 sets the microphone load impedance and is normally in the range of $1k\Omega$ to $2k\Omega$.

R2, C3 and C4 improve the supply rejection by decoupling supply noise from the microphone. Values should be selected as required. R2 may be connected to a convenient supply, in which case the bias network is permanently enabled, or to the MIC_BIAS output (which is ground referenced and provides good rejection of the supply), which may be configured to provide bias only when the microphone is required.

Table 10.5 shows the 4-bit programmable output voltage that the microphone bias provides, and Table 10.6 shows the 4-bit programmable output current.

The characteristics of the microphone bias include:

- Power supply:
 - BlueCore5-Multimedia External microphone supply is BAT_P
 - Minimum input voltage = Output voltage + drop-out voltage
 - Maximum input voltage is 4.4V
 - Typically the microphone bias is at the same level as VDD_AUDIO (1.5V)
- Drop-out voltage:
 - 300mV minimum
 - Guaranteed for configuration of voltage or current output shown in Table 10.5 and Table 10.6
- Output voltage:
 - 4-bit programmable between 1.7V to 3.6V
 - Tolerance 90 to 110%
- Output current:
 - 4-bit programmable from 200µA to 1.230mA
 - Maximum current guaranteed to be >1mA
- Load capacitance:
 - Unconditionally stable for 1µF ± 20% and 2.2µF ± 20% pure C



Output Step	VOL_SET[3:0]	Min	Тур	Max	Units
0	0000	-	1.71	1	V
1	0001	-	1.76	1	V
2	0010	-	1.82	-	V
3	0011	-	1.87	-	V
4	0100	-	1.95	-	V
5	0101	-	2.02	-	V
6	0110	-	2.10	-	V
7	0111	ali	2.18	-	V
8	1000	BA	2.32	-	V
9	1001	60	2.43	1	V
10	1010	200	2.56	-01	V
11	1011	05	2.69	C	V
12	1100	66	2.90	-	V
13	1101	· ci	3.08	-	V
14	1110	21.24.	3.33	-	V
15	1111	-	3.57	-	V

Table 10.5: Voltage Output Steps



Output Step	CUR_SET[3:0]	Тур	Units
0	0000	0.200	mA
1	0001	0.280	mA
2	0010	0.340	mA
3	0011	0.420	mA
4	0100	0.480	mA
5	0101	0.530	mA
6	0110	0.610	mA
7	0111	0.670	mA
8	1000	0.750	mA
9	1001	0.810	mA
10	1010	0.860	mA
11	1011	0.950	mA
12	1100	1.000	mA
13	1101	1.090	mA
14	1110	1.140	mA
15	1111	1.230	mA

Table 10.6: Current Output Steps

Note:

For BAT_P, the PSRR at 100Hz to 22kHz, with >300mV supply headroom, decoupling capacitor of $1.1\mu F$, is typically 58.9dB and worst case 53.4dB.

For VDD_AUDIO, the PSRR at 100Hz to 22kHz, decoupling capacitor of $1.1\mu F$, is typically 88dB and worst case 60dB.

10.2.13 Line Input

If the input analogue gain is set to less than 24dB, BlueCore5-Multimedia External automatically selects line input mode. In line input mode the first stage of the amplifier is automatically disabled, providing additional power saving. In line input mode the input impedance varies from $6k\Omega$ to $30k\Omega$, depending on the volume setting. Figure 10.7 and Figure 10.8 show 2 circuits for line input operation and show connections for either differential or single-ended inputs.

© Cambridge Silicon Radio Limited 2006 - 2010

3-TW-0001450.3.2






Figure 10.7: Differential Input




Figure 10.8: Single-ended Input

Note:


In Figure 10.7 and Figure 10.8 show only single channels.

10.2.14 Output Stage

The output stage digital circuitry converts the signal from 16-bit per sample, linear PCM of variable sampling frequency to bit stream, which is fed into the analogue output circuitry.

The output stage circuit comprises a DAC with gain setting and class AB output stage amplifier. The output is available as a differential signal between SPKR_A_N and SPKR_A_P for the left channel, as Figure 10.9 shows, and between SPKR_B_N and SPKR_B_P for the right channel.

The output stage is capable of driving a speaker directly when its impedance is at least 8Ω and an external regulator is used, but this will be at a reduced output swing.



G-TW0001451.2.2

Figure 10.9: Speaker Output

Note:

Figure 10.9 shows a single channel only.

A 3-bit programmable resistive divider controls the analogue gain of the output stage, which sets the gain in steps of approximately 3dB.



10.2.15 Mono Operation

Mono operation is a single-channel operation of the stereo codec. The left channel represents the single mono channel for audio in and audio out. In mono operation the right channel is the auxiliary mono channel that may be used in dual mono channel operation.

In single channel mono operation, disable the other channel to reduce power consumption.

Important Note:

For mono operation this data sheet uses the left channel for standard mono operation for audio input and output and with respect to software and any registers, channel 0 or channel A represents the standard mono channel for audio input and output. In mono operation the second channel which is the right channel, channel 1 or channel B can be used as a second mono channel if required and this channel is referred to as the auxiliary mono channel for audio input and output.

10.2.16 Side Tone

In some applications it is necessary to implement side tone. This involves feeding an attenuated version of the microphone signal to the earpiece. The BlueCore5-Multimedia External codec contains side tone circuitry to do this. The side tone hardware is configured through the following PS Keys:

- PSKEY SIDE TONE ENABLE
- PSKEY_SIDE_TONE_GAIN
- PSKEY_SIDE_TONE_AFTER_ADC
- PSKEY_SIDE_TONE_AFTER_DAC

10.2.17 Integrated Digital Filter

BlueCore5-Multimedia External has a programmable digital filter integrated into the ADC channel of the codec. The filter is a 2 stage, second order IIR and is used for functions such as custom wind noise rejection. The filter also has optional DC blocking.

The filter has 10 configuration words used as follows:

- 1 for gain value
- 8 for coefficient values
- 1 for enabling and disabling the DC blocking

The gain and coefficients are all 12-bit 2's complement signed integer with the format XX.XXXXXXXXX

Note:

The position of the binary point is between bit[10] and bit[9], where bit[11] is the most significant bit.

For example:

```
01.111111111 = most positive number, close to 2

01.0000000000 = 1

00.0000000000 = 0

11.0000000000 = -1

10.0000000000 = -2, most negative number
```

Equation 10.1 shows the equation for the IIR filter. Equation 10.2 shows the equation for when the DC blocking is enabled

The filter can be configured, enabled and disabled from the VM via the <code>CodecSetIIRFilterA</code> and <code>CodecSetIIRFilterB</code> traps. This requires firmware support. The configuration function takes 10 variables in the order shown below:



- 0 : Gain
- $1 : b_{01}$
- 2 : b₀₂
- $3 : a_{01}$
- $4 : a_{02}$
- 5 : b₁₁
- 6 : b₁₂
- 7 : a₁₁
- 8 : **a**₁₂
- 9 : DC Block (1 = enable, 0 = disable)

Filter, H(z) = Gain
$$\times \frac{(1 + b_{01} z^{-1} + b_{02} z^{-2})}{(1 + a_{01} z^{-1} + a_{02} z^{-2})} \times \frac{(1 + b_{11} z^{-1} + b_{12} z^{-2})}{(1 + a_{11} z^{-1} + a_{12} z^{-2})}$$

Equation 10.1: IIR Filter Transfer Function, H(z)

Filter with DC Blocking,
$$H_{DC}$$
 (z) = $H(z) \times (1 - z^{-1})$

Equation 10.2: IIR Filter plus DC Blocking Transfer Function, HDC(z)

10.3 PCM Interface

The audio PCM interface supports continuous transmission and reception of PCM encoded audio data over Bluetooth.

PCM is a standard method used to digitise audio, particularly voice, for transmission over digital communication channels. Through its PCM interface, BlueCore5-Multimedia External has hardware support for continual transmission and reception of PCM data, so reducing processor overhead. BlueCore5-Multimedia External offers a bidirectional digital audio interface that routes directly into the baseband layer of the on-chip firmware. It does not pass through the HCI protocol layer.

Hardware on BlueCore5-Multimedia External allows the data to be sent to and received from a SCO connection.

Up to 3 SCO connections can be supported by the PCM interface at any one time.

BlueCore5-Multimedia External can operate as the PCM interface master generating PCM_SYNC and PCM_CLK or as a PCM interface slave accepting externally generated PCM_SYNC and PCM_CLK. BlueCore5-Multimedia External is compatible with various clock formats, including Long Frame Sync, Short Frame Sync and GCI timing environments.

It supports 13-bit or 16-bit linear, 8-bit μ -law or A-law companded sample formats, and can receive and transmit on any selection of 3 of the first four slots following PCM_SYNC. The PCM configuration options are enabled by setting the PS Key PSKEY_PCM_CONFIG32.

10.3.1 PCM Interface Master/Slave

When configured as the master of the PCM interface, BlueCore5-Multimedia External generates PCM_CLK and PCM_SYNC.






Figure 10.10: PCM Interface Master




Figure 10.11: PCM Interface Slave

10.3.2 Long Frame Sync

Long Frame Sync is the name given to a clocking format that controls the transfer of PCM data words or samples. In Long Frame Sync, the rising edge of PCM_SYNC indicates the start of the PCM word. When BlueCore5-Multimedia External is configured as PCM master, generating PCM_SYNC and PCM_CLK, then PCM_SYNC is 8-bits long. When BlueCore5-Multimedia External is configured as PCM Slave, PCM_SYNC may be from one cycle PCM_CLK to half the PCM_SYNC rate.




Figure 10.12: Long Frame Sync (Shown with 8-bit Companded Sample)

BlueCore5-Multimedia External samples PCM_IN on the falling edge of PCM_CLK and transmits PCM_OUT on the rising edge. PCM_OUT may be configured to be high impedance on the falling edge of PCM_CLK in the LSB position or on the rising edge.

10.3.3 Short Frame Sync

In Short Frame Sync, the falling edge of PCM_SYNC indicates the start of the PCM word. PCM_SYNC is always one clock cycle long.






Figure 10.13: Short Frame Sync (Shown with 16-bit Sample)

As with Long Frame Sync, BlueCore5-Multimedia External samples PCM_IN on the falling edge of PCM_CLK and transmits PCM_OUT on the rising edge. PCM_OUT may be configured to be high impedance on the falling edge of PCM_CLK in the LSB position or on the rising edge.

10.3.4 Multi-slot Operation

More than one SCO connection over the PCM interface is supported using multiple slots. Up to three SCO connections can be carried over any of the first four slots.




Figure 10.14: Multi-slot Operation with Two Slots and 8-bit Companded Samples

10.3.5 GCI Interface

BlueCore5-Multimedia External is compatible with the GCI, a standard synchronous 2B+D ISDN timing interface. The 2 64kbps B channels can be accessed when this mode is configured.




Figure 10.15: GCI Interface


The start of frame is indicated by the rising edge of PCM_SYNC and runs at 8kHz.




10.3.6 Slots and Sample Formats

BlueCore5-Multimedia External can receive and transmit on any selection of the first 4 slots following each sync pulse. Slot durations can be either 8 or 16 clock cycles. Durations of 8 clock cycles may only be used with 8-bit sample formats. Durations of 16 clocks may be used with 8-bit, 13-bit or 16-bit sample formats.


BlueCore5-Multimedia External supports 13-bit linear, 16-bit linear and 8-bit μ -law or A-law sample formats. The sample rate is 8ksamples/s. The bit order may be little or big endian. When 16-bit slots are used, the 3 or 8 unused bits in each slot may be filled with sign extension, padded with zeros or a programmable 3-bit audio attenuation compatible with some Motorola codecs.




A 16-bit slot with 8-bit companded sample and sign extension selected.



A 16-bit slot with 8-bit companded sample and zeros padding selected.





A 16-bit slot with 13-bit linear sample and audio gain selected.

Figure 10.16: 16-Bit Slot Length and Sample Formats

10.3.7 Additional Features

BlueCore5-Multimedia External has a mute facility that forces PCM_OUT to be 0. In master mode, PCM_SYNC may also be forced to 0 while keeping PCM_CLK running which some codecs use to control power down.



10.3.8 PCM Timing Information

Symbol	Parameter		Min	Тур	Max	Unit
		4MHz DDS generation.		128		
		Selection of frequency is programmable. See	-	256	-	kHz
		Table 10.10.		512		
f _{mclk}	PCM_CLK frequency	48MHz DDS generation. Selection of frequency is programmable. See Table 10.9 and Section 10.3.9.	2.9		1	kHz
-	PCM_SYNC frequency	for SCO connection	11/2	8	-	kHz
t _{mclkh} (a)	PCM_CLK high	4MHz DDS generation	980	-	-	ns
t _{mclkl} (a)	PCM_CLK low	4MHz DDS generation	730	-	ı	ns
-	PCM_CLK jitter 48MHz DDS generation		D. L	-	21	ns pk-pk
t _{dmclksynch}	Delay time from PCM_CLK high to PCM_SYNC high		20	eck	20	ns
t _{dmclkpout}	Delay time from PCM_CLK high to valid PCM_OUT		CZW	_	20	ns
t _{dmclklsyncl}	Delay time from PCM_C low (Long Frame Sync o		-	-	20	ns
t _{dmclkhsyncl}	Delay time from PCM_CLK high to PCM_SYNC low		-	-	20	ns
t _{dmclklpoutz}	Delay time from PCM_CLK low to PCM_OUT high impedance		-	-	20	ns
t _{dmclkhpoutz}	Delay time from PCM_CLK high to PCM_OUT high impedance		-	-	20	ns
t _{supinclkl}	Set-up time for PCM_IN	valid to PCM_CLK low	30	-	-	ns
t _{hpinclkl}	Hold time for PCM_CLK	low to PCM_IN invalid	10	-	-	ns

Table 10.7: PCM Master Timing

⁽a) Assumes normal system clock operation. Figures will vary during low-power modes, when system clock speeds are reduced.






Figure 10.17: PCM Master Timing Long Frame Sync




Figure 10.18: PCM Master Timing Short Frame Sync



Symbol	Parameter	Min	Тур	Max	Unit
f _{sclk}	PCM clock frequency (Slave mode: input)	64	1	(a)	kHz
f _{sclk}	PCM clock frequency (GCI mode)	128	-	(b)	kHz
t _{sciki}	PCM_CLK low time	80	-	-	ns
t _{sclkh}	PCM_CLK high time	80	-	-	ns
t _{hsclksynch}	Hold time from PCM_CLK low to PCM_SYNC high	20	-	-	ns
t _{susclksynch}	Set-up time for PCM_SYNC high to PCM_CLK low	20	-	-	ns
t _{dpout}	Delay time from PCM_SYNC or PCM_CLK whichever is later, to valid PCM_OUT data (Long Frame Sync only)	TO	>	20	ns
t _{dsclkhpout}	Delay time from CLK high to PCM_OUT valid data	-	-	20	ns
t _{dpoutz}	Delay time from PCM_SYNC or PCM_CLK low, whichever is later, to PCM_OUT data line high impedance	82	-	20	ns
t _{supinsclkl}	Set-up time for PCM_IN valid to CLK low	20	~	0	ns
t _{hpinsclkl}	Hold time for PCM_CLK low to PCM_IN invalid	20	e C	-	ns

Table 10.8: PCM Slave Timing

(a) Max frequency is the frequency defined by PSKEY_PCM_MIN_CPU_CLOCK

(b) Max frequency is twice the frequency defined by PSKEY_PCM_MIN_CPU_CLOCK




Figure 10.19: PCM Slave Timing Long Frame Sync






Figure 10.20: PCM Slave Timing Short Frame Sync

10.3.9 PCM_CLK and PCM_SYNC Generation

BlueCore5-Multimedia External has 2 methods of generating PCM_CLK and PCM_SYNC in master mode:

- Generating these signals by DDS from BlueCore5-Multimedia External internal 4MHz clock. Using this
 mode limits PCM CLK to 128, 256 or 512kHz and PCM SYNC to 8kHz.
- Generating these signals by DDS from an internal 48MHz clock (which allows a greater range of frequencies to be generated with low jitter but consumes more power). This second method is selected by setting bit 48M_PCM_CLK_GEN_EN in PSKEY_PCM_CONFIG32. When in this mode and with long frame sync, the length of PCM_SYNC can be either 8 or 16 cycles of PCM_CLK, determined by LONG_LENGTH_SYNC_EN in PSKEY_PCM_CONFIG32.

Equation 10.3 describes PCM_CLK frequency when being generated using the internal 48MHz clock:

$$f = \frac{\text{CNT_RATE}}{\text{CNT_LIMIT}} \times 24\text{MHz}$$

Equation 10.3: PCM_CLK Frequency When Being Generated Using the Internal 48MHz Clock

Set the frequency of PCM_SYNC relative to PCM_CLK using Equation 10.4:

$$f = \frac{PCM_CLK}{SYNC_LIMIT \times 8}$$

Equation 10.4: PCM SYNC Frequency Relative to PCM CLK

CNT_RATE, CNT_LIMIT and SYNC_LIMIT are set using PSKEY_PCM_LOW_JITTER_CONFIG. As an example, to generate PCM_CLK at 512kHz with PCM_SYNC at 8kHz, set PSKEY_PCM_LOW_JITTER_CONFIG to 0x08080177.

10.3.10 PCM Configuration

The PCM configuration is set using the PS Keys, PSKEY_PCM_CONFIG32 described in Table 10.10 and PSKEY_PCM_LOW_JITTER_CONFIG in Table 10.9. The default for PSKEY_PCM_CONFIG32 is 0x00800000, i.e. first slot following sync is active, 13-bit linear voice format, long frame sync and interface master generating 256kHz PCM_CLK from 4MHz internal clock with no tristate of PCM_OUT.



Name	Bit Position	Description
CNT_LIMIT	[12:0]	Sets PCM_CLK counter limit
CNT_RATE	[23:16]	Sets PCM_CLK count rate
SYNC_LIMIT	[31:24]	Sets PCM_SYNC division relative to PCM_CLK

Table 10.9: PSKEY_PCM_LOW_JITTER_CONFIG Description

Name	Bit Position	Description
-	0	Set to 0.
SLAVE_MODE_EN	1	0 = master mode with internal generation of PCM_CLK and PCM_SYNC. 1 = slave mode requiring externally generated PCM_CLK and PCM_SYNC.
SHORT_SYNC_EN	2	0 = long frame sync (rising edge indicates start of frame). 1 = short frame sync (falling edge indicates start of frame).
-	3	Set to 0.
SIGN_EXTEND_EN	68 V	0 = padding of 8 or 13-bit voice sample into a 16-bit slot by inserting extra LSBs. When padding is selected with 13-bit voice sample, the 3 padding bits are the audio gain setting; with 8-bit sample the 8 padding bits are zeroes. 1 = sign-extension.
LSB_FIRST_EN	5	0 = MSB first of transmit and receive voice samples. 1 = LSB first of transmit and receive voice samples.
TX_TRISTATE_EN	6	0 = drive PCM_OUT continuously. 1 = tristate PCM_OUT immediately after falling edge of PCM_CLK in the last bit of an active slot, assuming the next slot is not active.
TX_TRISTATE_RISING_EDGE_EN	7	0 = tristate PCM_OUT immediately after falling edge of PCM_CLK in last bit of an active slot, assuming the next slot is also not active. 1 = tristate PCM_OUT after rising edge of PCM_CLK.
SYNC_SUPPRESS_EN	8	0 = enable PCM_SYNC output when master. 1 = suppress PCM_SYNC while keeping PCM_CLK running. Some codecs use this to enter a low power state.
GCI_MODE_EN	9	1 = enable GCI mode.
MUTE_EN	10	1 = force PCM_OUT to 0.



Name	Bit Position	Description
48M_PCM_CLK_GEN_EN	11	0 = set PCM_CLK and PCM_SYNC generation via DDS from internal 4MHz clock. 1 = set PCM_CLK and PCM_SYNC generation via DDS from internal 48MHz clock.
LONG_LENGTH_SYNC_EN	12	0 = set PCM_SYNC length to 8 PCM_CLK cycles. 1 = set length to 16 PCM_CLK cycles. Only applies for long frame sync and with 48M_PCM_CLK_GEN_EN set to 1.
-	[20:16]	Set to 0b00000.
MASTER_CLK_RATE	[22:21]	Selects 128 (0b01), 256 (0b00), 512 (0b10) kHz PCM_CLK frequency when master and 48M_PCM_CLK_GEN_EN (bit 11) is low.
ACTIVE_SLOT	[26:23]	Default is 0001. Ignored by firmware.
SAMPLE_FORMAT	[28:27]	Selects between 13 (0b00), 16 (0b01), 8 (0b10) bit sample with 16-cycle slot duration or 8 (0b11) bit sample with 8-cycle slot duration.

Table 10.10: PSKEY_PCM_CONFIG32 Description

10.4 Digital Audio Interface (I2S)

The digital audio interface supports the industry standard formats for I²S, left-justified or right-justified. The interface shares the same pins as the PCM interface, which means each audio bus is mutually exclusive in its usage. Table 10.11 lists these alternative functions. Figure 10.21 shows the timing diagram.

PCM Interface	I ² S Interface
PCM_OUT	SD_OUT
PCM_IN	SD_IN
PCM_SYNC	ws
PCM_CLK	SCK

Table 10.11: Alternative Functions of the Digital Audio Bus Interface on the PCM Interface

Table 10.12 describes the values for the PS Key PSKEY_DIGITAL_AUDIO_CONFIG that is used to set-up the digital audio interface. For example, to configure an I^2S interface with 16-bit SD data set PSKEY_DIGITAL_AUDIO_CONFIG to 0x0406.



Bit	Mask	Name	Description
D[0]	0x0001	CONFIG_JUSTIFY_FORMAT	0 for left justified, 1 for right justified.
D[1]	0x0002	CONFIG_LEFT_JUSTIFY_DELAY	For left justified formats: 0 is MSB of SD data occurs in the first SCLK period following WS transition. 1 is MSB of SD data occurs in the second SCLK period.
D[2]	0x0004	CONFIG_CHANNEL_POLARITY	For 0, SD data is left channel when WS is high. For 1 SD data is right channel.
D[3]	0x0008	CONFIG_AUDIO_ATTEN_EN	For 0, 17-bit SD data is rounded down to 16bits. For 1, the audio attenuation defined in CONFIG_AUDIO_ATTEN is applied over 24bits with saturated rounding. Requires CONFIG_16_BIT_CROP_EN to be 0.
D[7:4]	0x00F0	CONFIG_AUDIO_ATTEN	Attenuation in 6dB steps.
D[9:8]	0x0300	CONFIG_JUSTIFY_RESOLUTION	Resolution of data on SD_IN, 00=16bit, 01=20bit, 10=24bit, 11=Reserved. This is required for right justified format and with left justified LSB first.
D[10]	0x0400	CONFIG_16_BIT_CROP_EN	For 0, 17-bit SD_IN data is rounded down to 16bits. For 1 only the most significant 16bits of data are received.

Table 10.12: PSKEY_DIGITAL_AUDIO_CONFIG






Figure 10.21: Digital Audio Interface Modes

The internal representation of audio samples within BlueCore5-Multimedia External is 16-bit and data on SD_OUT is limited to 16-bit per channel.



Symbol	Parameter	Min	Тур	Max	Unit
-	SCK Frequency	-	-	6.2	MHz
-	WS Frequency	-	-	96	kHz
t _{ch}	SCK high time	80	-	-	ns
t _{cl}	SCK low time	80	-	-	ns
t _{opd}	SCK to SD_OUT delay	-	-	20	ns
t _{ssu}	WS to SCK set-up time	20	-	-	ns
t _{sh}	WS to SCK hold time	20		-	ns
t _{isu}	SD_IN to SCK set-up time	20	IV	-	ns
t _{ih}	SD_IN to SCK hold time	20	<u>-</u>	-	ns

Table 10.13: Digital Audio Interface Slave Timing




Figure 10.22: Digital Audio Interface Slave Timing



Symbol	Parameter	Min	Тур	Max	Unit
-	SCK Frequency	-	-	6.2	MHz
-	WS Frequency	-	-	96	kHz
t _{opd}	SCK to SD_OUT delay	-	-	20	ns
t _{spd}	SCK to WS delay	-	-	20	ns
t _{isu}	SD_IN to SCK set-up time	20	-	-	ns
t _{ih}	SD_IN to SCK hold time	10		-	ns

Table 10.14: Digital Audio Interface Master Timing




Figure 10.23: Digital Audio Interface Master Timing



11 Power Control and Regulation

BlueCore5-Multimedia External contains 4 regulators:

- A switch-mode regulator for generating the 1.8V supply rail.
- 2 low-voltage regulators, running in parallel to supply the 1.5V core supplies from a 1.8V supply rail.

Various configurations for power control and regulation with the BlueCore5-Multimedia External are available:

- A high-voltage rail running the switch-mode regulator and the low-voltage regulators in series, as Figure 11.1 shows
- BlueCore5-Multimedia External powered directly from an external 1.8V supply rail, by-passing the switch-mode regulator
- An external 1.5V rail omitting all regulators
- A 1.8V linear voltage regulator




Figure 11.1: Voltage Regulator Configuration

11.1 Power Sequencing

The 1.50V supply rails are VDD_ANA, VDD_LO, VDD_RADIO, VDD_AUDIO and VDD_CORE. CSR recommends that these supply rails are all powered at the same time.

The digital I/O supply rails are VDD_PIO, VDD_PADS, VDD_USB and VDD_MEM.

The sequence of powering the 1.50V supply rails relative to the digital I/O supply rails is not important. If the digital I/O supply rails are powered before the 1.50V supply rails, all digital I/Os will have a weak pull-down irrespective of the reset state.

VDD_ANA, VDD_LO, VDD_RADIO and VDD_AUDIO can connect directly to a 1.50V supply.



A simple RC filter is recommended for VDD_CORE to reduce transients fed back onto the power supply rails.

The digital I/O supply rails are connected either together or independently to an appropriate voltage rail. Decoupling of the digital I/O supply rails is recommended.

11.2 External Voltage Source

If any of the supply rails for BlueCore5-Multimedia External are supplied from an external voltage source, rather than one of the internal voltage regulators, CSR recommends that VDD_LO, VDD_RADIO and VDD_AUDIO should have less than 10mV rms noise levels between 0 and 10MHz. Also avoid single tone frequencies.

The transient response of any external regulator used should match or be better than the internal regulator available on BlueCore5-Multimedia External. For more information, refer to regulator characteristics in Section 13. It is essential that the power rail recovers quickly at the start of a packet, where the power consumption jumps to high levels.

11.3 Switch-mode Regulator

CSR recommends the on-chip switch-mode regulator to power the 1.8V supply rail.

An external LC filter circuit of a low-resistance series inductor, L1 ($22\mu H$), followed by a low ESR shunt capacitor, C1 ($4.7\mu F$), is required between the LX terminal and the 1.8V supply rail. A connection between the 1.8V supply rail and the VDD_SMP_CORE pin is required.

A 2.2µF decoupling capacitor is required between BAT_P and BAT_N.

To maintain high-efficiency power conversion and low supply ripple, it is essential that the series resistance of tracks between the BAT_P and BAT_N terminals, the filter and decoupling components, and the external voltage source are minimised.

The switch-mode regulator is enabled by either:

- VREGENABLE H pin
- BlueCore5-Multimedia External device firmware
- BlueCore5-Multimedia External battery charger

The switch-mode regulator switches into a low-power pulse skipping mode when the device is sent into deep sleep mode, or in reset.

When the switch-mode regulator is not required the terminals BAT_P and LX must be grounded or left unconnected.

11.4 High-voltage Linear Regulator

A high-voltage linear regulator with a 1.8V output is available. This regulator should not be used to power external circuitry, prior to using this regulator contact CSR.

A smoothing circuit using a low ESR 2.2μ F capacitor and a 2.2Ω resistor to ground, should be connected to the output of the high-voltage linear regulator, VREGOUT_H. Alternatively use a 2.2μ F capacitor with an ESR of at least 2Ω .

The high-voltage linear regulator is enabled by either:

- VREGENABLE H pin
- BlueCore5-Multimedia External device firmware
- BlueCore5-Multimedia External battery charger

The regulator is switched into a low-power mode when the device is in deep sleep mode, or in reset.

When the high-voltage linear regulator is not used the terminals VREGIN_H and VREGOUT_H must be left unconnected, or tied to ground.

11.5 Low-voltage Linear Regulator

The low-voltage linear regulator is available to power a 1.5V supply rail. Its output is connected internally to VDD_ANA, and can be connected externally to the other 1.5V power inputs.

If the low-voltage linear regulator is used, connect a smoothing circuit using a low ESR 2.2 μ F capacitor and a 2.2 Ω resistor to ground to the output of the low-voltage linear regulator, VDD_ANA. Alternatively use a 2.2 μ F capacitor with an ESR of at least 2 Ω .



The low-voltage linear regulator is enabled by either:

- VREGENABLE L pin
- BlueCore5-Multimedia External device firmware
- BlueCore5-Multimedia External battery charger

The low-voltage linear regulator switches into a low power mode when the device is in deep sleep mode, or in reset.

When the low-voltage linear regulator is not used, either leave the terminal VREGIN_L unconnected, or tie it to VDD_ANA.

11.6 Low-voltage Audio Linear Regulator

The low-voltage audio linear regulator is available to power a 1.5V audio supply rail. Its output is connected internally to VDD_AUDIO, and can be connected externally to the other 1.5V audio power inputs.

If the low-voltage audio linear regulator is used, connect a smoothing circuit using a low ESR $2.2\mu F$ capacitor and a 2.2Ω resistor to ground to the output of the low-voltage audio linear regulator, VDD_AUDIO. Alternatively use a $2.2\mu F$ capacitor with an ESR of at least 2Ω .

The low-voltage audio linear regulator is enabled by either:

- VREGENABLE_L pin
- BlueCore5-Multimedia External device firmware

The low-voltage audio linear regulator switches into a low-power mode when no audio cells are enabled, or when the chip is in reset.

When this regulator is not used, either leave the terminal VREGIN AUDIO unconnected or tie it to VDD AUDIO.

11.7 Voltage Regulator Enable Pins

The voltage regulator enable pins, VREGENABLE_H and VREGENABLE_L, are used to enable the BlueCore5-Multimedia External device if the on-chip regulators are being used. Table 11.1 shows the enable pin responsible for each voltage regulator.

Enable Pin	Regulator		
VREGENABLE_H	High-voltage Linear Regulator and Switch-mode Regulator		
VREGENABLE_L	Low-voltage Linear Regulator and Low-voltage Audio Linear Regulator		

Table 11.1: BlueCore5-Multimedia External Voltage Regulator Enable Pins

The voltage regulator enable pins are active high, with weak pull-downs.

BlueCore5-Multimedia External boots-up when the voltage regulator enable pins are pulled high, enabling the appropriate regulators. The firmware then latches the regulators on and the voltage regulator enable pins may then be released.

The status of the VREGENABLE_H pin is available to firmware through an internal connection. VREGENABLE_H also works as an input line.

11.8 Battery Charger

The battery charger is a constant current / constant voltage charger circuit, and is suitable for lithium ion/polymer batteries only. It shares a connection to the battery terminal, BAT_P, with the switch-mode regulator. However it may be used in conjunction with either of the high-voltage regulators on the device.

The constant current level can be varied to allow charging of different capacity batteries.

The charger enters various states of operation as it charges a battery, as listed below. A full operational description is in *BlueCore5 Charger Description and Calibration Procedure Application Note*:

© Cambridge Silicon Radio Limited 2006 - 2010



- Off: entered when charger disconnected.
- Trickle charge: entered when battery is below 2.9V. The battery is charged at a nominal 4.5mA. This mode
 is for the safe charge of deeply discharged cells.
- Fast charge constant current: entered when battery is above 2.9V. The charger enters the main fast charge mode. This mode charges the battery at the selected constant current, I_{chaset}.
- Fast charge constant voltage: entered when battery has reached a selected voltage, V_{float}. The charger switches mode to maintain the cell voltage at the V_{float} voltage by adjusting the charge current.
- Standby: this is the state when the battery is fully charged and no charging takes place. The battery voltage is continuously monitored and if it drops by more than 150mV below the V_{float} voltage the charger will reenter the fast charge constant current mode to keep the battery fully charged.

When a voltage is applied to the charger input terminal VDD_CHG, and the battery is not fully charged, the charger operates and an ESD connected to the terminal LED[0] illuminates. By default, until the firmware is running, the ESD pulses at a low-duty cycle to minimise current consumption.

The battery charger circuitry auto-detects the presence of a power source, allowing the firmware to detect, using an internal status bit, when the charger is powered. Therefore when the charger supply is not connected to VDD_CHG, the terminal must be left open-circuit. The VDD_CHG pin when not connected must be allowed to float and not pulled to a power rail. When the battery charger is not enabled this pin may float to a low undefined voltage. Any DC connection increases current consumption of the device. Capacitive components may be connected such as diodes, FETs and ESD protection.

The battery charger is designed to operate with a permanently connected battery. If the application enables the charger input to be connected while the battery is disconnected, then the BAT_P pin voltage may become unstable. This in turn may cause damage to the internal switch-mode regulator. Connecting a 470µF capacitor to BAT_P limits these oscillations so preventing damage.

11.9 LED Drivers

BlueCore5-Multimedia External includes 2 pads dedicated to driving LED indicators. Both terminals can be controlled by firmware, while LED[0] can also be set by the battery charger.

The terminals are open-drain outputs, so the LED must be connected from a positive supply rail to the pad in series with a current limiting resistor.

CSR recommends that the LED pad, LED[0] or LED[1] pins, operate with a pad voltage below 0.5V. In this case, the pad is like a resistor, R_{ON} . The resistance together with the external series resistor sets the current, I_{LED} , in the LED. The current is also dependent on the external voltage, VDD, as Figure 11.2 shows.




Figure 11.2: LED Equivalent Circuit

From Figure 11.2 it is possible to derive Equation 11.1 to calculate I_{LED} . If a known value of current is required through the LED to give a specific luminous intensity, then the value of R_{LED} can be calculated.



$$I_{LED} = \frac{VDD - V_F}{R_{LED} + R_{ON}}$$

Equation 11.1: LED Current

For the LED[0] or LED[1] pad to act as resistance, the external series resistor, R_{LED} , needs to be such that the voltage drop across it, V_R , keeps V_{PAD} below 0.5V. Equation 11.2 also applies.

$$VDD = V_F + V_R + V_{PAD}$$

Equation 11.2: LED PAD Voltage

Note:

The LED current will add to the overall application current, so conservative selection of the LEDs will preserve power consumption.

11.10 Reset, RST#

BlueCore5-Multimedia External can be reset from several sources:

- RST# pin
- Power-on reset
- UART break character
- Software configured watchdog timer

The RST# pin is an active low reset and is internally filtered using the internal low frequency clock oscillator. A reset is performed between 1.5 and 4.0ms following RST# being active. CSR recommends that RST# be applied for a period greater than 5ms.

The power-on reset typically occurs when the VDD_CORE supply falls below 1.25V and is released when VDD_CORE rises above typically 1.30V. At reset the digital I/O pins are set to inputs for bidirectional pins and outputs are tristate. Following a reset, BlueCore5-Multimedia External assumes the maximum XTAL_IN frequency, which ensures that the internal clocks run at a safe (low) frequency until BlueCore5-Multimedia External is configured for the actual XTAL_IN frequency. If no clock is present at XTAL_IN, the oscillator in BlueCore5-Multimedia External free runs, again at a safe frequency.

11.10.1 Digital Pin States on Reset

Table 11.2 shows the pin states of BlueCore5-Multimedia External on reset. PU and PD default to weak values unless specified otherwise.

Pin Name / Group	І/О Туре	No Core Voltage Reset	Full Chip Reset
USB_DP	Digital bidirectional	N/A	N/A
USB_DN	Digital bidirectional	N/A	N/A
UART_RX	Digital input with PD	PD	PD
UART_CTS	Digital input with PD	PD	PD
UART_TX	Digital bidirectional with PU	PU	PU
UART_RTS	Digital bidirectional with PU	PU	PU
SPI_MOSI	Digital input with PD	PD	PD
SPI_CLK	Digital input with PD	PD	PD
SPI_CS#	Digital input with PU	PU	PU
SPI_MISO	Digital tristate output with PD	PD	PD



Pin Name / Group	І/О Туре	No Core Voltage Reset	Full Chip Reset
PCM_IN	Digital input with PD	PD	PD
PCM_CLK	Digital bidirectional with PD	PD	PD
PCM_SYNC	Digital bidirectional with PD	PD	PD
PCM_OUT	Digital tristate output with PD	PD	PD
RST#	Digital input with PU	PU	PU
TEST_EN	Digital input with PD	PD	PD
PIO[15:0]	Digital bidirectional with PU/ PD	PD	PD

Table 11.2: Pin States on Reset

11.10.2 Status after Reset

The status of BlueCore5-Multimedia External after a reset is:

- Warm reset: data rate and RAM data remain available
- Cold reset: data rate and RAM data not available



12 Example Application Schematic




Figure 12.1: Example Application Schematic



13 Electrical Characteristics

13.1 Absolute Maximum Ratings

Rating		Min	Max	Unit
Storage Tempe	rature	-40	105	°C
Core supply voltage	VDD_ANA, VDD_LO, VDD_RADIO, VDD_AUDIO and VDD_CORE	-0.4	1.65	٧
I/O voltage	VDD_PIO, VDD_PADS, VDD_USB and VDD_MEM	-0.4	3.6	٧
	VREGIN_L	-0.4	2.7	V
	VREGIN_AUDIO	-0.4	2.7	V
Supply voltage	VREGIN_H, VREGENABLE_H and VREGENABLE_L	-0.4	4.9	٧
	BAT_P	-0.4	4.4	V
	LED[1:0]	-0.4	4.4	V
	VDD_CHG	-0.4	6.5	V
Other terminal v	roltages	VSS - 0.4	VDD + 0.4	V

13.2 Recommended Operating Conditions

Operating Con	dition	Min	Тур	Max	Unit
Operating tem	perature range ^(a)	-40	20	85	°C
Core supply voltage	VDD_ANA, VDD_LO, VDD_RADIO, VDD_AUDIO and VDD_CORE	1.42	1.50	1.57	V
I/O supply voltage	VDD_PIO, VDD_PADS, VDD_USB and VDD_MEM	1.7	3.3	3.6	V

⁽a) For radio performance over temperature refer to BlueCore5-Multimedia External Performance Specification



13.3 Input/Output Terminal Characteristics

Note:

For all I/O Terminal Characteristics:

- VDD_ANA, VDD_LO, VDD_RADIO, VDD_AUDIO and VDD_CORE at 1.50V unless shown otherwise.
- VDD_PIO, VDD_PADS, VDD_USB and VDD_MEM at 3.3V unless shown otherwise.
- Current drawn into a pin is defined as positive; current supplied out of a pin is defined as negative.

13.3.1 High-voltage Linear Regulator

Normal Operation	Min	Тур	Max	Unit	
Input voltage	2.7	-	5.5 ^(a)	٧	
Output voltage (I _{load} = 100mA / VREGIN_H = 3.0V)	1.70	1.80	1.95	V	
Temperature coefficient	-300	0	300	ppm/°C	
Output noise ^{(b) (c)}	Set 1	1	1	mV rms	
Load regulation (100μA < I _{load} < 200mA), ΔV _{out}	25	-	5	mV	
Settling time ^{(b) (d)}	250	-	50	μs	
Output current	L	0	200	mA	
Minimum load current	5	· C	-	μΑ	
Drop-out voltage (I _{load} = 200mA)	0-	N	900	mV	
Quiescent current (excluding load, I _{load} < 1mA)	30	50	60	μΑ	
Low-power Mode (e)					
Quiescent current (excluding load, I _{load} < 100μA)	11	15	21	μΑ	

⁽a) Short-term operation up to 5.5V is permissible without damage and without the output voltage rising sufficiently to damage the rest of the device, but output regulation and other specifications are no longer guaranteed at input voltages in excess of 4.9V. 5.5V can only be tolerated for short periods.

 $^{^{(}b)}$ Regulator output connected to 47nF pure and 4.7µF 2.2 Ω ESR capacitors.

 $^{^{\}mbox{(c)}}$ Frequency range 100Hz to 100kHz.

⁽d) 10mA to 200mA pulsed load.

⁽e) The regulator is in low power mode when the chip is in deep sleep mode, or in reset.



13.3.2 Low-voltage Linear Regulator

Normal Operation	Min	Тур	Max	Unit	
Input voltage	1.70	1.80	1.95	٧	
Output voltage (I _{load} = 70mA / VREGIN_L = 1.7V)	1.42	1.50	1.57	V	
Temperature coefficient	-300	0	300	ppm/°C	
Output noise ^{(a) (b)}	-	-	1	mV rms	
Load regulation (100μA < I _{load} < 90mA), ΔV _{out}	-	-	5	mV	
Load regulation (100μA < I _{load} < 115mA), ΔV _{out}	-	^	25	mV	
Settling time ^{(a) (c)}	17	183	50	μs	
Output current	ST	-	115	mA	
Minimum load current	5	-	100	μΑ	
Drop-out voltage (I _{load} = 115mA)	850	-	300	mV	
Quiescent current (excluding load, I _{load} < 1mA)	50	90	150	μΑ	
Low-power Mode (d)					
Quiescent current (excluding load, I _{load} < 100μA)	5	8	15	μΑ	

⁽a) Regulator output connected to 47nF pure and 4.7μF 2.2Ω ESR capacitors

⁽b) Frequency range 100Hz to 100kHz

⁽c) 1mA to 115mA pulsed load

⁽d) The regulator is in low power mode when the chip is in deep sleep mode, or in reset



13.3.3 Low-voltage Linear Audio Regulator

Normal Operation	Min	Тур	Max	Unit	
Input voltage	1.70	1.80	1.95	٧	
Output voltage (I _{load} = 70mA / VREGIN_AUDIO = 1.7V)	1.42	1.50	1.57	V	
Temperature coefficient	-300	0	300	ppm/°C	
Output noise ^{(a) (b)}	-	-	1	mV rms	
Load regulation (100 μ A < I _{load} < 70mA), Δ V _{out}	-	-	5	mV	
Settling time ^{(a) (c)}	-		50	μs	
Output current	- 1	R	70	mA	
Minimum load current	5	1	100	μA	
Dropout voltage (I _{load} = 70mA)	2	-	300	mV	
Quiescent current (excluding load, I _{load} < 1mA)	25	30	50	μΑ	
Low-power Mode (d)					
Quiescent current (excluding load, I _{load} < 100μA)	5	8	15	μΑ	

 $^{^{(}a)}$ Regulator output connected to 47nF pure and $4.7\mu\text{F}\ 2.2\Omega$ ESR capacitors

⁽b) Frequency range 100Hz to 100kHz

⁽c) 1mA to 70mA pulsed load

⁽d) The regulator is in low power mode when the chip is in deep sleep mode, or in reset



13.3.4 Reset

Power-on Reset	Min	Тур	Max	Unit
VDD_CORE falling threshold	1.13	1.25	1.30	V
VDD_CORE rising threshold	1.20	1.30	1.35	٧
Hysteresis	0.05	0.10	0.15	V

13.3.5 Regulator Enable

Switching Threshold	Min	Тур	Max	Unit
VREGENABLE_H				
Rising threshold	0.50	-	0.95	V
Falling threshold	0.35	-	0.80	V
Hysteresis	0.14	-	0.28	V
VREGENABLE_L	185		OFF	
Rising threshold	0.50	9	0.95	V
Falling threshold	0.35	-8C)	0.80	V
Hysteresis	0.14	24	0.28	V

KIL TO I I WY



13.3.6 Switch-mode Regulator

Switch-mode Regulator	Min	Тур	Max	Unit
Input voltage	2.5	-	4.4	V
Output voltage (I _{load} = 70mA)	1.70	1.80	1.90	V
Temperature coefficient	-250	-	250	ppm/°C
Normal Operation				
Output ripple	-	1	10	mV rms
Transient settling time ^(a)	-	<	50	μs
Maximum load current	200		1	mA
Conversion efficiency (I _{load} = 70mA)	ST	90	-	%
Switching frequency ^(b)	25	1.333	1	MHz
Start-up current limit ^(c)	30	50	80	mA
Low-power Mode (d)	L	5	CO	
Output ripple	20	C	1	mV rms
Transient settling time ^(e)	D. 1.	21	700	μs
Maximum load current	5	1	1	mA
Minimum load current	1	1	1	μΑ
Conversion efficiency (I _{load} = 1mA)	-	80	-	%
Switching frequency ^(f)	50	-	150	kHz

⁽a) For step changes in load of 30 to 80mA and 80 to 30mA

Note:

The external inductor used with the switch-mode regulator must have an ESR in the range 0.3Ω to 0.7Ω :

- Low ESR < 0.3Ω causes instability.
- High ESR > 0.7Ω derates the maximum current.

⁽b) Locked to crystal frequency

⁽c) Current is limited on start-up to prevent excessive stored energy in the filter inductor

⁽d) The regulator is in low power mode when the chip is in deep sleep mode, or in reset

 $^{^{(}e)}$ 100 μA to 1mA pulsed load

⁽f) Defines minimum period between pulses. Pulses are skipped at low current loads



13.3.7 Battery Charger

Battery Charger	Min	Тур	Max	Unit
Input voltage	4.5	-	6.5	V

Charging Mode (BAT_P rising to 4.2V)		Min	Тур	Max	Unit
Supply current ^(a)		-	4.5	6	mA
Battery trickle charge current ^(b)		-	4	-	mA
Maximum battery fast charge	Headroom ^(e) > 0.7V	-	140	-\	mA
current (I-CTRL = 15)(c) (d)	Headroom = 0.3V	<u>-</u>	120	-	mA
Minimum battery fast charge	Headroom > 0.7V	10	40	-	mA
current (I-CTRL = 0) ^(c) (d)	Headroom = 0.3V	Pla.	35	-	mA
Fast charge step size (I-CTRL = 0 to 15)	Spread ±17%	250	6.3	-	mA
Trickle charge voltage threshold	PH C	10	2.9	COM	V
Float voltage (with correct trim value set), V _{FLOAT} ^(f)		4.17	4.2	4.23	V
Float voltage trim step size ^(f)		90.	50	-	mV
Battery charge termination current	t, % of fast charge	5	10	20	%

 $^{^{\}rm (a)}$ Current into VDD_CHG does not include current delivered to battery ($I_{\rm VDD_CHG}$ - $I_{\rm BAT_P}$)

⁽f) Float voltage can be adjusted in 15 steps. Trim setting is determined in production test and must be loaded into the battery charger by firmware during boot-up sequence

Standby Mode (BAT_P falling from 4.2V)	Min	Тур	Max	Unit
Supply current ^(a)	-	1.5	2	mA
Battery current	-	-5	-	μA
Battery recharge hysteresis ^(b)	100	-	200	mV

 $^{^{\}rm (a)} \ {\rm Current \ into \ VDD_CHG; \ does \ not \ include \ current \ delivered \ to \ battery \ (I_{\rm VDD_CHG} - I_{\rm BAT_P}) }$

⁽b) BAT_P < trickle charge voltage threshold

⁽c) Charge current can be set in 16 equally spaced steps

⁽d) Trickle charge threshold < BAT_P < Float voltage

⁽e) Where headroom = VDD_CHG - BAT_P

 $^{^{\}rm (b)}$ Hysteresis of (V $_{\rm FLOAT}$ - BAT_P) for charging to restart



Shutdown Mode (VDD_CHG too low or disabled by firmware)		Min	Тур	Max	Unit
Supply current		-	1.5	2	mA
Battery current		-1	-	0	μΑ
VDD_CHG under-voltage threshold	VDD_CHG rising	-	3.90	-	V
	VDD_CHG falling	-	3.70	-	V
VDD_CHG - BAT_P lockout threshold	VDD_CHG rising	-	0.22	-	V
	VDD_CHG falling	-	0.17	-	V

13.3.8 Digital Terminals

Supply Voltage Levels		Min	Тур	Max	Unit
VDD _{PRE}	Pre-driver supply voltage	1.4	1.5	1.6	V
VDD I/O supply	Full spec.	3.0	3.3	3.6	V
voltage (post-driver)	Reduced spec.	1.7		3.0	V

Input Voltage Levels	Min	Тур	Max	Unit
V _{IL} input logic level low	-0.3	N. N. W.	0.25 x VDD	٧
V _{IH} input logic level high	0.625 x VDD	1	VDD + 0.3	٧
V _{SCHMITT} Schmitt voltage	0.25 x VDD	-	0.625 x VDD	٧

Output Voltage Levels	Min	Тур	Max	Unit
V _{OL} output logic level low, l _{OL} = 4.0mA	0	-	0.125	V
V _{OH} output logic level high, I _{OH} = -4.0mA	0.75 x VDD	-	VDD	V

Input and Tristate Currents	Min	Тур	Max	Unit
I _i input leakage current at V _{in} = VDD or 0V	-100	0	100	nA
I _{oz} tristate output leakage current at V _o = VDD or 0V	-100	0	100	nA
With strong pull-up	-100	-40	-10	μΑ
With strong pull-down	10	40	100	μΑ
With weak pull-up	-5	-1.0	-0.2	μΑ
With weak pull-down	-0.2	1.0	5.0	μΑ
C _I input capacitance	1.0	-	5.0	pF



Resistive Strength	Min	Тур	Max	Unit
R _{puw} weak pull-up strength at VDD - 0.2V	0.5	-	2	МΩ
R _{pdw} weak pull-down strength at 0.2V	0.5	-	2	МΩ
R _{pus} strong pull-up strength at VDD - 0.2V	10	-	50	kΩ
R _{pds} strong pull-down strength at 0.2V	10	-	50	kΩ

13.3.9 LED Driver Pads

LED Driver Pads		Min	Тур	Max	Unit
Off current				2	μA
On resistance	V _{PAD} < 0.5V	DIV	20	33	Ω
On resistance, pad enabled by battery charger	V _{PAD} < 0.5V	S. A.	20	50	Ω

13.3.10 USB

12 33	Min	Тур	Max	Unit		
VDD_USB for correct USB operation	3.1	- ec	3.6	V		
Input Threshold	1	M				
V _{IL} input logic level low	74.	-	0.3 x VDD_USB	V		
V _{IH} input logic level high	0.7 x VDD_USB	-	-	V		
Input Leakage Current						
VSS_DIG < V _{IN} < VDD_USB ^(a)	-1	1	5	μΑ		
C _I input capacitance	2.5	-	10.0	pF		
Output Voltage Levels to Correctly Terminated USB Cable						
V _{OL} output logic level low	0.0	-	0.2	٧		
V _{OH} output logic level high	2.8	-	VDD_USB	V		

⁽a) Internal USB pull-up disabled



13.3.11 Auxiliary ADC

Auxiliary ADC		Min	Тур	Max	Unit
Resolution		-	-	10	Bits
Input voltage range ^(a)		0	-	VDD_ANA	V
Accuracy	INL	-1	-	1	LSB
(Guaranteed monotonic)	DNL	0	-	1	LSB
Offset		-1	-	1	LSB
Gain error		-0.8	_	0.8	%
Input bandwidth			100	-	kHz
Conversion time		all !	2.5	-	μs
Sample rate ^(b)	XXX	20	-	700	Samples/

⁽a) LSB size = VDD_ANA/1023

13.3.12 Auxiliary DAC

Auxiliary DAC	Min	Тур	Max	Unit
Resolution	O'L	1	8	Bits
Average output step size ^(a)	12.5	14.5	17.0	mV
Output Voltage		monotonic ^(a)		
Voltage range (I _O = 0mA)	VSS_DIG	-	VDD_PIO	V
Current range	-10.0	-	0.1	mA
Minimum output voltage (I _O =100μA)	0.0	-	0.2	V
Maximum output voltage (I _O =10mA)	VDD_PIO - 0.3	1	VDD_PIO	V
High impedance leakage current	-1	1	1	μΑ
Offset	-220	1	120	mV
Integral non-linearity ^(a)	-2	-	2	LSB
Settling time (50pF load)	-	-	10	μs

⁽a) Specified for an output voltage between 0.2V and VDD_PIO - 0.2V. Output is high impedance when chip is in deep sleep mode.

⁽b) The auxiliary ADC is accessed through a VM function. The sample rate given is achieved as part of this function.



13.3.13 Clocks

Clock Source	Min	Тур	Max	Unit		
Crystal Oscillator						
Crystal frequency ^(a)	16	26	26	MHz		
Digital trim range ^(b)	5.0	6.2	8.0	pF		
Trim step size ^(b)	-	0.1	1 -	pF		
Transconductance	2.0	-	-	mS		
Negative resistance ^(c)	870	1500	2400	Ω		
External Clock	1	100				
Input frequency ^(d)	12	26	52	MHz		
Clock input level ^(e)	0.4	-	VDD_ANA	V pk-pk		
Edge jitter (allowable jitter), at zero crossing	250	-	15	ps rms		
XTAL_IN input impedance	L	≥10	C	kΩ		
XTAL_IN input capacitance	25	≤4		pF		

⁽a) Integer multiple of 250kHz

⁽b) The difference between the internal capacitance at minimum and maximum settings of the internal digital trim

⁽c) XTAL frequency = 16MHz; XTAL C₀ = 0.75pF; XTAL load capacitance = 8.5pF

⁽d) Clock input can be any frequency between 12MHz to 52MHz in steps of 250kHz plus CDMA/3G TCXO frequencies of 14.40, 15.36, 16.2, 16.8, 19.2, 19.44, 19.68, 19.8 and 38.4MHz

⁽e) Clock input can be either sinusoidal or square wave. If the peaks of the signal are below VSS_ANA or above VDD_ANA a DC blocking capacitor is required between the signal and XTAL_IN



13.3.14 Stereo Codec: Analogue to Digital Converter

Analogue to Digital Converter								
Parameter	Conditions	s	Min	Тур	Max	Unit		
Resolution	-		-	-	16	Bits		
Input Sample Rate, F _{sample}	-		8	-	44.1	kHz		
		F _{sample}						
		8kHz	-	79	-	dB		
	f _{in} = 1kHz B/W = 20Hz→20kHz	11.025kHz	-	77	1	dB		
Signal to Noise Ratio, SNR ^(a)	A-Weighted THD+N < 1% 150mV _{pk-pk} input	16kHz	N	76	1	dB		
		22.050kHz	B	76	1	dB		
		32kHz	0	75	1	dB		
	13	44.1kHz	0	75	OFF	dB		
Digital Gain	Digital Gain Resolution	= 1/32dB	-24	0	21.5	dB		
Analogue Gain	Analogue Gain Resolut	tion = 3dB	5	00	42	dB		
Input full scale at m	naximum gain (differentia	il)	1	4	1	mV rms		
Input full scale at m	4.0	800	-	mV rms				
3dB Bandwidth			-	20	-	kHz		
Microphone mode i	-	6.0	-	kΩ				
THD+N (microphor	ne input) @ 30mV rms in	put	-	0.04	-	%		

⁽a) Improved SNR performance can be achieved at the expense of current consumption. See Optimising BlueCore5-Multimedia ADC Performance Application Note for details.



13.3.15 Stereo Codec: Digital to Analogue Converter

Digital to Analogue Converter								
Parameter	Conditions	S	Min	Тур	Max	Unit		
Resolution	-		-	-	16	Bits		
Output Sample Rate, F _{sample}	-		8	-	48	kHz		
		F _{sample}						
		8kHz	-	95	-	dB		
	f _{in} = 1kHz	11.025kHz	-	95	1	dB		
Signal to Noise	B/W = 20Hz→20kHz A-Weighted	16kHz	NV	95	1	dB		
Ratio, SNR	THD+N < 0.01% 0dBFS signal Load = 100kΩ	22.050kHz	Bo.	95	1	dB		
		32kHz	2	95	-	dB		
		44.1kHz	85	95	OTT	dB		
		48kHz	1	95	0	dB		
Digital Gain	Digital Gain Resolution	= 1/32dB	-24	0	21.5	dB		
Analogue Gain	Analogue Gain Resolut	tion = 3dB	0	N. C.	-21	dB		
Output voltage full-	scale swing (differential)	(a)	4.0	750	1	mV rms		
Allamadia	* *	Resistive	16(8)	-	O.C.	Ω		
Allowed Load		Capacitive	-	_	500	pF		
THD+N 100kΩ load	THD+N 100kΩ load			-	0.01	%		
THD+N 16Ω load			-	-	0.1	%		
SNR (Load = 16Ω,	0dBFS input relative to o	ligital silence)	-	95	-	dB		

⁽a) Any combination of gain (digital and / or analogue) and input signal which results in the output signal level exceeding the minimum or maximum signal level (analogue or digital) could result in distortion.

13.4 ESD Precautions

BlueCore5-Multimedia External is classified as a JESD22-A114 class 2 product. Apply ESD static handling precautions during manufacturing.



14 Power Consumption

Dala Commenties		Audia Daalaat Tura	Description	Cur	11.9	
Role	Connection	Audio Packet Type	Description	16MHz	32MHz	Unit
-	Stand-by	-	Host connection	0.06	0.07	mA
-	Page Scan	-	Interval = 1280ms	0.45	0.50	mA
-	Inquiry and Page Scan	-	Inquiry scan = 1280ms Page scan = 1280ms	0.84	0.88	mA
Master	ACL	-	No traffic	4.4	4.4	mA
Master	ACL	-	File transfer TX	9.1	9.2	mA
Master	ACL	-	Sniff = 40ms	1.8	1.9	mA
Master	ACL	- 252	Sniff = 1280ms	0.19	0.20	mA
Master	eSCO	EV3	955	22	23	mA
Master	eSCO	EV3	Setting S1	24	24	mA
Master	eSCO	2 EV3	Setting S2	22	22	mA
Master	eSCO	2 EV3	Setting S3	17	17	mA
Master	eSCO	EV5	1	16	17	mA
Master	sco	HV1	No.	40	42	mA
Master	sco	HV3	-	22	23	mA
Master	sco	HV3	Sniff = 30ms	21	22	mA
Slave	ACL	-	No Traffic	15	15	mA
Slave	ACL	-	File transfer RX	21	21	mA
Slave	ACL	-	Sniff = 40ms	1.6	1.7	mA
Slave	ACL	-	Sniff = 1280ms	0.26	0.26	mA
Slave	eSCO	EV3	-	25	26	mA
Slave	eSCO	EV3	Setting S1	27	27	mA



Role	Connection	Audia Daakat Tura	Description	Cur	1.1=14	
Role	ole Connection Audio Packet Type Description		Description	16MHz	32MHz	Unit
Slave	eSCO	2 EV3	Setting S2	27	28	mA
Slave	eSCO	2 EV3	Setting S3	24	25	mA
Slave	eSCO	EV5	-	22	22	mA
Slave	sco	HV1	-	39	42	mA
Slave	sco	HV3	-	26	28	mA
Slave	sco	HV3	Sniff = 30ms	22	22	mA

14.1 Kalimba DSP Typical Average Current Consumption

DSP	Re	Average	Unit
	Minimum (NOP)	0.11	mA/ MIPS
DSP core (including PM memory access)	Maximum (MAC)	0.32	mA/ MIPS
DSP memory access (DM1 or DM2)	Poly reck	0.08	mA/ MIPS

14.2 Typical Peak Current at 20°C

Device Activity / State	Тур	Unit
Peak current during cold boot	45	mA
Master TX peak current	45	mA
Master RX peak current	45	mA
Slave TX peak current	45	mA
Slave RX peak current	45	mA

14.3 Conditions

- Results include the power consumed by the external flash memory.
- Host interface = UART.
- Baud rate = 115200.
- Supply = 1.8V in to VREGIN_L and VREGIN_AUDIO.
- AFH switched OFF.
- No audio load.
- RF output power = 0dBm.
- VM OFF.
- eSCO settings:
 - EV3 and EV5 = no retry.
 - Setting S1 = optimised for power consumption.
- Firmware build ID = 4508.



15 CSR Green Semiconductor Products and RoHS Compliance

15.1 RoHS Statement

BlueCore5-Multimedia External where explicitly stated in this Data Sheet meets the requirements of Directive 2002/95/EC of the European Parliament and of the Council on the *Restriction of Hazardous Substance* (RoHS).

15.1.1 List of Restricted Materials

BlueCore5-Multimedia External is compliant with RoHS in relation to the following substances:

- Cadmium
- Lead
- Mercury
- Hexavalent chromium
- Polybrominated Biphenyl
- Polybrominated Diphenyl Ether

In addition, the following substances are not intentionally added to BlueCore5-Multimedia External devices:

- Halogenated flame retardant
- Antimony (Sb) and Compounds, including Antimony Trioxide flame retardant
- Polybrominated Diphenyl and Biphenyl Oxides
- Tetrabromobisphenol-A bis (2,3-dibromopropylether)
- Asbestos or Asbestos compounds
- Azo compounds
- Organic tin compounds
- Mirex
- Polychlorinated napthelenes
- Polychlorinated terphenyls
- Polychlorinated biphenyls
- Polychlorinated/Short chain chlorinated paraffins
- Polyvinyl Chloride (PVC) and PVC blends
- Formaldehyde
- Arsenic and compounds (except as a semiconductor dopant)
- Beryllium and its compounds
- Ethylene Glycol Monomethyl Ether or its acetate
- Ethylene Glycol Monoethyl Ether or its acetate
- Halogenated dioxins and furans
- Persistent Organic Pollutants (POP), including Perfluorooctane sulphonates
- Red phosphorous
- Ozone Depleting Chemicals (Class I and II): Chlorofluorocarbons (CFC) and Halons
- Radioactive substances

For further information, see CSR's Environmental Compliance Statement for CSR Green Semiconductor Products.



16 CSR Synergy and Bluetooth Software Stack

BlueCore5-Multimedia External is supplied with Bluetooth v2.1 + EDR specification compliant stack firmware, which runs on the internal RISC MCU. The stack firmware is compatible with CSR's Synergy™ wireless Host Software Platform, for more information see http://www.csr.com/synergy.

The BlueCore5-Multimedia External software architecture allows Bluetooth processing and the application program to be shared in different ways between the internal RISC MCU and an external host processor. The upper layers of the Bluetooth stack, above the HCl, can be run either on-chip or on the host processor.

16.1 BlueCore HCI Stack




Figure 16.1: BlueCore HCI Stack

Note:

Program Memory in Figure 16.1 is external flash.

In the implementation shown in Figure 16.1 the internal MCU runs the Bluetooth stack up to the HCI. The Host processor must provide all upper layers including the application.

16.1.1 Key Features of the HCI Stack: Standard Bluetooth Functionality

CSR supports the following Bluetooth v2.1 + EDR specification functionality:

- Secure simple pairing
- Sniff subrating
- Encryption pause resume
- Packet boundary flags
- Encryption
- Extended inquiry response

As well as the following mandatory functions of Bluetooth v2.0 + EDR specification:

- AFH, including classifier
- Faster connection: enhanced inquiry scan (immediate FHS response)
- LMP improvements
- Parameter ranges

And optional Bluetooth v2.0 + EDR specification functionality:



- AFH as master and automatic channel classification
- Fast connect: interlaced inquiry and page scan plus RSSI during inquiry
- eSCO, eV3 + CRC, eV4, eV5
- SCO handle
- Synchronisation

The firmware was written against the Bluetooth v2.1 + EDR specification:

- Bluetooth components:
 - Baseband including LC
 - LM
 - HCI
- Standard UART HCI Transport Layers
- All standard Bluetooth radio packet types
- Full Bluetooth data rate, enhanced data rates of 2 and 3Mbps
- Operation with up to 7 active slaves (this is the maximum Bluetooth v2.1 + EDR specification allows)
- Scatternet v2.5 operation
- Maximum number of simultaneous active ACL connections: 7
- Maximum number of simultaneous active SCO connections: 3 (BlueCore5-Multimedia External supports
 all combinations of active ACL and SCO channels for both master and slave operation, as specified by the
 Bluetooth v2.1 + EDR specification)
- Operation with up to 3 SCO links, routed to one or more slaves
- All standard SCO voice coding, plus transparent SCO
- Standard operating modes: Page, Inquiry, Page-Scan and Inquiry-Scan
- All standard pairing, authentication, link key and encryption operations
- Standard Bluetooth power saving mechanisms: Hold, Sniff and Park modes, including Forced Hold
- Dynamic control of peers' transmit power via LMP
- Master/slave switch
- Broadcast
- Channel quality driven data rate
- All standard Bluetooth test modes



16.1.2 Key Features of the HCI Stack: Extra Functionality

The firmware extends the standard Bluetooth functionality with the following features:

- Supports BCSP, a proprietary, reliable alternative to the standard Bluetooth UART Host Transport
- Supports H4DS, a proprietary alternative to the standard Bluetooth UART Host Transport, supporting deep sleep for low-power applications
- Provides a set of approximately 50 manufacturer-specific HCl extension commands. This command set, called BCCMD, provides:
 - Access to BlueCore5-Multimedia External general-purpose PIO port
 - The negotiated effective encryption key length on established Bluetooth links
 - Access to the firmware random number generator
 - Controls to set the default and maximum transmit powers; these can help minimise interference between overlapping, fixed-location piconets
 - Dynamic UART configuration
 - Bluetooth radio transmitter enable/disable. A simple command connects to a dedicated hardware switch that determines whether the radio can transmit.
- The firmware can read the voltage on a pair of BlueCore5-Multimedia External external pins. This is normally
 used to build a battery monitor
- A block of BCCMD commands provides access to the BlueCore5-Multimedia External persistent store
 configuration database. The database sets the BlueCore5-Multimedia External Bluetooth address, Class
 of Device, Bluetooth radio (transmit class) configuration, SCO routing, LM, etc.
- A UART break condition can be used in three ways:
 - Presenting a UART break condition to the chip can force the chip to perform a hardware reboot
 - Presenting a break condition at boot time can hold the IC in a low power state, preventing normal initialisation while the condition exists
 - With BCSP, the firmware can be configured to send a break to the host before sending data. (This is normally used to wake the host from a deep sleep state.)
- A block of Bluetooth radio test or BIST commands allows direct control of the BlueCore5-Multimedia External radio. This aids the development of modules' radio designs, and can be used to support Bluetooth qualification.
- Hardware low power modes: shallow sleep and deep sleep. The chip drops into modes that significantly reduce power consumption when the software goes idle.
- SCO channels are normally routed via HCI (over BCSP). However, up to three SCO channels can be routed over the PCM interface (at the same time as routing any remaining SCO channels over HCI).

Note:

Always refer to the Firmware Release Note for the specific functionality of a particular build.

16.2 Host-Side Software

BlueCore5-Multimedia External can be ordered with companion host-side software:

- BlueCore5-PC includes software for a full Windows 98/ME, Windows 2000 or Windows XP Bluetooth hostside stack together with IC hardware described in this document.
- BlueCore5-Mobile includes software for a full host-side stack designed for modern ARM chip-based mobile handsets together with IC hardware described in this document.

16.3 CSR Development Systems

CSR's BlueLab Multimedia and BlueTunes (BTN-002-2A) development kits are available to allow the evaluation of the BlueCore5-Multimedia External hardware and software, and as toolkits for developing on-chip and host software.

16.4 eXtension

A wide range of software options is available from 3rd parties through the CSR eXtension partner program, see http://www.csr.com/eXtension.



17 Ordering Information

		Package			
Interface Version	Туре	Size	Shipment Method	Order Number	
UART and USB	TFBGA 169-ball (Pb free)	8 x 8 x 1.2mm, 0.5mm pitch	Tape and reel	BC57E687C-GITB-E4	

Note:

Minimum order quantity is 2kpcs taped and reeled.

Supply chain: CSR's manufacturing policy is to multisource volume products. For further details, contact your local sales account manager or representative.

To contact a CSR representative, email sales@csr.com or go to www.csr.com/contacts



18 Tape and Reel Information

For tape and reel packing and labelling see IC Packing and Labelling Specification.

18.1 Tape Orientation

The general orientation of the TFBGA in the tape is as Figure 18.1 shows.




Figure 18.1: Tape and Reel Orientation



18.2 Tape Dimensions




Figure 18.2: Tape Dimensions


A1	B1	C1	D1	E1	Unit 🤇	Notes
8.3	8.3	12.0	16.0 ± 0.3	2.0	mm	 10 sprocket hole pitch cumulative tolerance ± 2.0 mm Carrier camber not to exceed 1mm in 250mm. Material: PS + C. A1 and B1 measured on a plane 0.3mm above the bottom of the pocket. E1 measured from a plane on the inside bottom of the pocket to the top surface of the carrier. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.



18.3 **Reel Information**

Reel dimensions

(All dimensions in millimeters)



Notes:
1. Drive spokes optional; if used, dimensions B and D shall apply.
2. Maximum weight of reel and contents 13.6kg.

Figure 18.3: Reel Dimensions

Package	Таре	Α	B	C	D Min	N Min	18/4	W2	W	/3	Linito
Туре	Width	Max	9	25	D WIII	IN IVIII	W1	Max	Min	Max	Units
8 x 8 x 1.2mm TFBGA	16	332	1.5	13.0 (0.5/-0.2)	20.2	50	16.4 (2.0/-0.0)	22.4	16.4	19.1	mm

Moisture Sensitivity Level 18.4

BlueCore5-Multimedia External is qualified to moisture sensitivity level MSL3 in accordance with JEDEC J-STD-020.



19 Document References

Document	Reference, Date
BlueCore5 Charger Description and Calibration Procedure Application Note	CS-113282-ANP
BlueCore®5-Multimedia External Performance Specification	CS-121698-SPP
BlueCore5-Multimedia External Recommendations for ESD Protection	CS-114058-ANP
Bluetooth and IEEE 802.11 b/g Co-existence Solutions Overview	bcore-an-066P
Bluetooth and USB Design Considerations	CS-101412-AN
Core Specification of the Bluetooth System	v2.1 + EDR, 26 July 2007
Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)	JESD22-A114
IC Packing and Labelling Specification	CS-112584-SPP
Moisture / Reflow Sensitivity Classification for Nonhermitic Solid State Surface Mount Devices	IPC / JEDEC J-STD-020
Optimising BlueCore5-Multimedia ADC Performance Application Note	CS-120059-AN
Selection of PC EEPROMS for Use with BlueCore	bcore-an-008P
Test Suite Structure (TSS) and Test Purposes (TP) System Specification 1.2/2.0/2.0 + EDR/ 2.1/2.1 + EDR	RF.TS/2.1.E.0, 27 December 2006
Typical Solder Reflow Profile for Lead-free Device	CS-116434-ANP
Universal Serial Bus Specification	v2.0, 27 April 2000



Terms and Definitions

Term	Definition
3G	3 rd Generation of mobile communications technology
802.11™	WLAN specification defined by a working group within the IEEE
8DPSK	8-phase Differential Phase Shift Keying
π/4 DQPSK	π/4 rotated Differential Quaternary Phase Shift Keying
μ-law	Audio companding standard (G.711)
A-law	Audio companding standard (G.711)
AC	Alternating Current
ACK	ACKnowledge
ACL	Asynchronous Connection-oriented
ADC	Analogue to Digital Converter
AES	Audio Engineering Society
AFC	Automatic Frequency Control
AFH	Adaptive Frequency Hopping
AGC	Automatic Gain Control
ALU	Arithmetic logic unit
BCCMD	BlueCore Command
BCSP	BlueCore Serial Protocol
BIST	Built-In Self-Test
BlueCore®	Group term for CSR's range of Bluetooth wireless technology ICs
BlueLab [®]	CSR's development toolset for building applications to run in the firmware's VM
Bluetooth®	Set of technologies providing audio and data transfer over short-range radio connections
ВМС	Burst Mode Controller
CDMA	Code Division Multiple Access
CFC	Chlorofluorocarbon
CMOS	Complementary Metal Oxide Semiconductor
codec	Coder decoder
CRC	Cyclic Redundancy Check
CSR	Cambridge Silicon Radio
CTS	Clear to Send
CVSD	Continuous Variable Slope Delta Modulation
DAC	Digital to Analogue Converter
dBm	Decibels relative to 1mW
DC	Direct Current
DDS	Direct Digital Synthesis
DFU	Device Firmware Upgrade
DNL	Differential Non Linearity (ADC accuracy parameter)
DSP	Digital Signal Processor
e.g.	exempli gratia, for example
EBU	European Broadcasting Union
EDR	Enhanced Data Rate



Term	Definition
eSCO	Extended SCO
ESD	Electrostatic Discharge
ESR	Equivalent Series Resistance
etc	et cetera, and the rest, and so forth
FET	Field Effect Transistor
FHS	Frequency Hop Synchronisation
FSK	Frequency Shift Keying
GCI	General Circuit Interface
GFSK	Gaussian Frequency Shift Keying
GSM	Global System for Mobile communications
H4DS	H4 Deep Sleep
HBM	Human Body Model
HCI	Host Controller Interface
I ² C	Inter-Integrated Circuit Interface
l ² S	Inter-Integrated Circuit Sound
i.e.	Id est, that is
1/0	Input/Output
IC	Integrated Circuit
ID	Identifier
IF	Intermediate Frequency
IIR	Infinite Impulse Response (filter)
INL	Integral Non Linearity (ADC accuracy parameter)
IQ	In-Phase and Quadrature
ISDN	Integrated Services Digital Network
JEDEC	Joint Electron Device Engineering Council (now the JEDEC Solid State Technology Association)
Kalimba	An open platform DSP co-processor, enabling support of enhanced audio applications, such as echo and noise suppression, and file compression / decompression
LC	An inductor (L) and capacitor (C) network
LC	Link Controller
LCD	Liquid-Crystal Display
LED	Light-Emitting Diode
LM	Link Manager
LMP	Link Manager Protocol
LNA	Low Noise Amplifier
LSB	Least-Significant Bit (or Byte)
MAC	Multiplier and ACcumulator
Mbps	Megabits per second
MCU	MicroController Unit
MIPS	Million Instructions Per Second
MISO	Master In Slave Out
MMU	Memory Management Unit
MSB	Most Significant Bit (or Byte)
N/A	Not Applicable



Term	Definition
NC	Not Connect
NOP	No Operation
NSMD	Non Solder Mask Defined
O.C.	Open Circuit
PA	Power Amplifier
PC	Personal Computer
PCB	Printed Circuit Board
PCM	Pulse Code Modulation
PD	Pull-down
PIO	Programmable Input/Output
plc	Public Limited Company
POP	Persistent Organic Pollutants
ppm	parts per million
PS Key	Persistent Store Key
PSRR	Power Supply Rejection Ratio
PU	Pull-up
PVC	Poly Vinyl Chloride
RAM	Random Access Memory
RC	Resistor Capacitor
RCA	Radio Corporation of America, normally used to refer to a RCA connector (also know as phono
TO A	connector or Cinch connector)
RF	Radio Frequency
RISC	Reduced Instruction Set Computer
RoHS	Restriction of Hazardous Substances in Electrical and Electronic Equipment Directive (2002/95/EC)
ROM	Read Only Memory
RSSI	Received Signal Strength Indication
RTS	Request To Send
RX	Receive or Receiver
SBC	Sub-band Coding
sco	Synchronous Connection-Oriented
SIG	(Bluetooth) Special Interest Group
SNR	Signal-to-Noise Ratio
S/PDIF	Sony/Philips Digital InterFace (also IEC 958 type II, part of IEC-60958). An interface designed to transfer stereo digital audio signals between various devices and stereo components with minimal loss.
SPI	Serial Peripheral Interface
SPL	Sound Pressure Level
тсхо	Temperature Compensated crystal Oscillator
TFBGA	Thin Fine-Pitch Ball Grid Array
THD+N	Total Harmonic Distortion and Noise
TP	Test Purposes
TSS	Test Suite Structure
TX	Transmit or Transmitter



Term	Definition
Unity	CSR's coexistence scheme
USB	Universal Serial Bus
VCO	Voltage Controlled Oscillator
VM	Virtual Machine
VoIP	Voice over Internet Protocol
W-CDMA	Wideband Code Division Multiple Access
WLAN	Wireless Local Area Network

