## HiRel FPGAs

## Features

- Highly Predictable Performance with $100 \%$ Automatic Placement and Routing
- Device Sizes from 1,200 to 20,000 Gates
- Up to 6 Fast, Low-Skew Clock Networks
- Up to 202 User-Programmable I/O Pins
- More Than 500 Macro Functions
- Up to 1,276 Dedicated Flip-Flops
- I/0 Drive to 10 mA
- Devices Available to DSCC SMD
- CQFP and CPGA Packaging
- Nonvolatile, User Programmable
- Logic Fully Tested Prior to Shipment
- $100 \%$ Military Temperature Tested $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
- QML Certified Devices
- Proven Reliability Data Available
- Successful Military/Avionics Supplier for Over 10 Years


## ACT 3 Features

- Highest-Performance, Highest-Capacity FPGA Family
- System Performance to 60 MHz over Military Temperature
- Low-Power 0.8 CM CMOS Technology


## 3200DX Features

- 100 MHz System Logic Integration
- Highest Speed FPGA SRAM, up to 2.5 kbits Configurable Dual-Port SRAM
- Fast Wide-Decode Circuitry
- Low-Power 0.6 $\mu$ CMOS Technology


## 1200XL Features

- Pin for Pin Compatible with ACT 2
- System Performance to 50 MHz over Military Temperature
- Low-Power 0.6 CM CMOS Technology


## ACT 2 Features

- Best-Value, High-Capacity FPGA Family
- System Performance to 40 MHz over Military Temperature
- Low-Power 1.0p CMOS Technology


## ACT 1 Features

- Lowest-Cost FPGA Family
- System Performance to 20 MHz over Military Temperature
- Low-Power 1.0 1 CMOS Technology


## Product Family Profile (more devices on page 2)

| Family <br> Device | 3200DX |  | ACT 3 |  |  | $\begin{gathered} \text { 1200XL } \\ \text { A1280XL } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A32100DX | A32200DX | A1425A | A1460A | A14100A |  |
| Capacity |  |  |  |  |  |  |
| System Gates | 15,000 | 30,000 | 3,750 | 9,000 | 15,000 | 12,000 |
| Logic Gates | 10,000 | 20,000 | 2,500 | 6,000 | 10,000 | 8,000 |
| SRAM Bits | 2,048 | 2,560 | NA | NA | NA |  |
| Logic Modules | 1,362 | 2,414 | 310 | 848 | 1,377 | 1,232 |
| S-Modules | 700 | 1,230 | 160 | 432 | 697 | 624 |
| C-Modules | 662 | 1,184 | 150 | 416 | 680 | 608 |
| Decode | 20 | 24 | NA | NA | NA | NA |
| Flip-Flops (Maximum) | 738 | 1,276 | 435 | 976 | 1,493 | 998 |
| User I/Os (Maximum) | 152 | 202 | 100 | 168 | 228 | 140 |
| Performance System Speed (maximum) | 55 MHz | 55 MHz | 60 MHz | 60 MHz | 60 MHz | 50 MHz |
| Packages (by Pin Count) |  |  |  |  |  |  |
| CPGA |  |  | 133 | 207 | 257 | 176 |
| CQFP | 84 | 208, 256 | 132 | 196 | 256 | 172 |

## Product Family Profile

|  | Family | ACT 2 |  | ACT 1 |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Device | A1240A | A1280A | A1010B |  | A1020B

## High-Reliability, Low-Risk Solution

Actel builds the most reliable field programmable gate arrays (FPGAs) in the industry, with overall antifuse reliability ratings of less than 10 Failures-In-Time (FITs), corresponding to a useful life of more than 40 years. Actel FPGAs have been production proven, with more than five million devices shipped and more than one trillion antifuses manufactured. Actel devices are fully tested prior to shipment, with an outgoing defect level of less than 100 ppm . (Further reliability data is available in the Actel Device Reliability Report, at http://www.actel.com/hirel).

## Benefits

## Minimized Cost Risk

With Actel's line of development tools, designers can produce as many chips as they choose for just the cost of the device itself. There will be no NRE charges to cut into the development budget each time a new design is tried.

## Minimized Time Risk

After the design is entered, placement and routing is automatic, and programming the device takes only about 5 to 15 minutes for an average design. Designers save time in the design entry process by using tools with which they are familiar.

## Minimized Reliability Risk

The PLICE antifuse is a one-time programmable, nonvolatile connection. Since Actel devices are permanently programmed, no downloading from EPROM or SRAM storage is required. Inadvertent erasure is impossible, and there is no need to reload the program after power disruptions. Fabrication using a low-power CMOS process means cooler
junction temperatures. Actel's non-PLD architecture delivers lower dynamic operating current. Our reliability tests show a very low failure rate of 6.6 FITs at $90^{\circ} \mathrm{C}$ junction temperature with no degradation in AC performance. Special stress testing at wafer test eliminates infant mortalities prior to packaging.

## Minimized Security Risk

Reverse engineering of programmed Actel devices from optical or electrical data is extremely difficult. Programmed antifuses cannot be identified from a photograph or by using an SEM. The antifuse map cannot be deciphered either electrically or by microprobing. Each device has a silicon signature that identifies its origins, down to the wafer lot and fabrication facility.

## Minimized Testing Risk

Unprogrammed Actel parts are extensively tested at the factory. Routing tracks, logic modules, and programming, debug and test circuits are 100 percent tested before shipment. AC performance is ensured by special speed path tests, and programming circuitry is verified on test antifuses. During the programming process, an algorithm is run to ensure that all antifuses are correctly programmed. In addition, Actel's Silicon Explorer diagnostic tool uses ActionProbe circuitry, allowing 100 percent observability of all internal nodes to check and debug the design.

## Actel FPGA Description

The Actel families of FPGAs offer a variety of packages, speed/performance characteristics, and processing levels for use in all high reliability and military applications. Devices are implemented in a silicon gate, two-level metal CMOS process, utilizing Actel's PLICE antifuse technology. This
unique architecture offers gate array flexibility, high performance, and quick turnaround through user programming. Device utilization is typically 95 percent of available logic modules. All Actel devices include on-chip clock drivers and a hard-wired distribution network.

User-definable I/Os are capable of driving at both TTL and CMOS drive levels. Available packages for the military are the Ceramic Quad Flat Pack (CQFP) and the Ceramic Pin Grid Array (CPGA). See the "Product Plan" section on page 6 for details.

## QML Certification

Actel has achieved full QML certification, demonstrating that quality management, procedures, processes, and controls are in place and comply with MIL-PRF-38535, the performance specification used by the Department of Defense for monolithic integrated circuits. QML certification is a good example of Actel's commitment to supplying the highest quality products for all types of high-reliability, military and space applications.
Many suppliers of microelectronics components have implemented QML as their primary worldwide business system. Appropriate use of this system not only helps in the implementation of advanced technologies, but also allows for a quality, reliable and cost-effective logistics support throughout QML products' life cycles.

## Development Tool Support

The HiRel devices are fully supported by Actel's line of FPGA development tools, including the Actel DeskTOP series and Designer Advantage tools. The Actel DeskTOP Series is an integrated design environment for PCs that includes design entry, simulation, synthesis, and place and route tools. Designer Advantage is Actel's suite of FPGA development point tools for PCs and Workstations that includes the ACTgen Macro Builder, Designer with DirectTime timing driven place and route and analysis tools, and device programming software.

In addition, the HiRel devices contain ActionProbe circuitry that provides built-in access to every node in a design, enabling 100 percent real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer, an easy to use integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer attaches to a PC's standard COM port, turning the PC into a fully functional 18 channel logic analyzer. Silicon Explorer allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

## ACT 3 Description

The ACT 3 family is the third-generation Actel FPGA family. This family offers the highest-performance and highest-capacity devices, ranging from 2,500 to 10,000 gates, with system performance up to 60 MHz over the military temperature range. The devices have four clock distribution networks, including dedicated array and I/O clocks. In addition, the ACT 3 family offers the highest I/0-to-gate ratio available. ACT 3 devices are manufactured using $0.8 \mu$ CMOS technology.

## 1200XL/3200DX Description

3200 DX and 1200XL FPGAs were designed to integrate system logic which is typically implemented in multiple CPLDs, PALs, and FPGAs. These devices provide the features and performance required for today's complex, high-speed digital logic systems. The 3200DX family offers the industry's fastest dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage.

## ACT 2 Description

The ACT 2 family is the second-generation Actel FPGA family. This family offers the best-value, high-capacity devices, ranging from 4,000 to 8,000 gates, with system performance up to 40 MHz over the military temperature range. The devices have two routed array clock distribution networks. ACT 2 devices are manufactured using 1.0 1 CMOS technology.

## ACT 1 Description

The ACT 1 family is the first Actel FPGA family and the first antifuse-based FPGA. This family offers the lowest-cost logic integration, with devices ranging from 1,200 to 2,000 gates, with system performance up to 20 MHz over the military temperature range. The devices have one routed array clock distribution network. ACT 1 devices are manufactured using 1.0 1 CMOS technology.

## Military Device Ordering Information



```
\(\mathrm{C}=\) Commercial ( 0 to \(+70^{\circ} \mathrm{C}\) )
\(\mathrm{M}=\) Military \(\left(-55\right.\) to \(\left.+125^{\circ} \mathrm{C}\right)\)
B = MIL-STD-883 Class B
\(\mathrm{E}=\) Extended Flow (Space Level)
Package Lead Count
Package Type
CQ = Ceramic Quad Flat Pack (CQFP)
PG = Ceramic Pin Grid Array (CPGA)
Speed Grade
Std = Standard Speed
\(-1=\) Approximately \(15 \%\) faster than Standard
Device Revision
Part Number
```

```
A1010 = 1,200 Gates-ACT 1
```

A1010 = 1,200 Gates-ACT 1
A1020 = 2,000 Gates-ACT 1
A1020 = 2,000 Gates-ACT 1
A1240 = 4,000 Gates-ACT 2
A1240 = 4,000 Gates-ACT 2
A1280 = 8,000 Gates-ACT 2/1200XL
A1280 = 8,000 Gates-ACT 2/1200XL
A1425 = 2,500 Gates-ACT 3
A1425 = 2,500 Gates-ACT 3
A1460 = 6,000 Gates-ACT 3
A1460 = 6,000 Gates-ACT 3
A14100 = 10,000 Gates-ACT 3
A14100 = 10,000 Gates-ACT 3
A32100 = 10,000 Gates-3200DX
A32100 = 10,000 Gates-3200DX
A32200 = 20,000 Gates-3200DX

```
A32200 = 20,000 Gates-3200DX
```


## DESC SMD/Actel Part Number Cross Reference

| Actel Part Number (Gold Leads) | DSCC SMD <br> (Gold Leads) | DSCC SMD <br> (Solder Dipped) |
| :---: | :---: | :---: |
| A1010B-PG84B | 5962-9096403MXC | 5962-9096403MXA |
| A1010B-1PG84B | 5962-9096404MXC | 5962-9096404MXA |
| A1020B-PG84B | 5962-9096503MUC | 5962-9096503MUA |
| A1020B-1PG84B | 5962-9096504MUC | 5962-9096504MUA |
| A1020B-CQ84B | 5962-9096503MTC | 5962-9096503MTA |
| A1020B-1CQ84B | 5962-9096504MTC | 5962-9096504MTA |
| A1240A-PG132B | 5962-9322101MXC | 5962-9322101MXA |
| A1240A-1PG132B | 5962-9322102MXC | 5962-9322102MXA |
| A1280A-PG176B | 5962-9215601MXC | 5962-9215601MXA |
| A1280A-1PG176B | 5962-9215602MXC | 5962-9215602MXA |
| A1280A-CQ172B | 5962-9215601MYC | 5962-9215601MYA |
| A1280A-1CQ172B | 5962-9215602MYC | 5962-9215602MYA |
| A1425A-PG133B | 5962-9552001MXC | N/A |
| A1425A-1PG133B | 5962-9552002MXC | N/A |
| A1425A-CQ132B | 5962-9552001MYC | N/A |
| A1425A-1CQ132B | 5962-9552002MYC | N/A |
| A1460A-PG207B | 5962-9550801MXC | N/A |
| A1460A-1PG207B | 5962-9550802MXC | N/A |
| A1460A-CQ196B | 5962-9550801MYC | N/A |
| A1460A-1CQ196B | 5962-9550802MYC | N/A |
| A14100A-PG257B | 5962-9552101MXC | N/A |
| A14100A-1PG257B | 5962-9552102MXC | N/A |
| A14100A-CQ256B | 5962-9552101MYC | N/A |
| A14100A-1CQ256B | 5962-9552102MYC | N/A |
| A32100DX-CQ84B | 5962-9875901QXC | N/A |
| A32100DX-1CQ84B | 5962-9857902QXC | N/A |
| A32200DX-CQ256B | 5962-9952701QXC | N/A |
| A32200DX-1CQ256B | 5962-9952702QXC | N/A |
| A32200DX-CQ208B | 5962-9952701QYC | N/A |
| A32200DX-1CQ208B | 5962-9952702QYC | N/A |

Product Plan

| 3200DX Family | Speed Grade |  | Application |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std | -1* | C | M | B | E |
| A32100DX Device |  |  |  |  |  |  |
| 84-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| A32200DX Device |  |  |  |  |  |  |
| 208-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 256-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| ACT 3 Family |  |  |  |  |  |  |
| A1425A Device |  |  |  |  |  |  |
| 132-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 133-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| A1460A Device |  |  |  |  |  |  |
| 196-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 207-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| A14100A Device |  |  |  |  |  |  |
| 256-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 257-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 1200XL Family |  |  |  |  |  |  |
| A1280XL Device |  |  |  |  |  |  |
| 172-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 176-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| ACT 2 Family |  |  |  |  |  |  |
| A1240A Device |  |  |  |  |  |  |
| 132-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| A1280A Device |  |  |  |  |  |  |
| 172-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 176-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| ACT 1 Family |  |  |  |  |  |  |
| A1010B Device |  |  |  |  |  |  |
| 84-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| A1020B Device |  |  |  |  |  |  |
| 84-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 84-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| $\text { Applications: } \begin{aligned} C & =\text { Commercial Availability: } \\ M & =\text { Military } \\ B & =\text { MIL-STD-883 } \\ & \\ E & =\text { Extended Flow } \end{aligned}$ | $\begin{aligned} & =A x \\ & =N \end{aligned}$ |  | de: | prox | ter | dard |

## 3200DX Device Resources

|  |  |  | User I/Os |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FPGA <br> Device Type | Logic <br> Modules | Gate Array <br> Equivalent <br> Gates |  | CQFP |  |
| A32100DX | 1,362 | 10,000 | 84-pin | 208-pin | 256-pin |
| A32200DX | 2,414 | 20,000 | 60 | - | - |

## ACT 3 Device Resources

| FPGA Device Type | Logic Modules | Gate Array Equivalent Gates | User I/Os |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 132-pin | CQFP 196-pin | 256-pin | 133-pin | CPGA <br> 207-pin | 257-pin |
| A1425A | 310 | 2,500 | 100 | - | - | 100 | - | - |
| A1460A | 848 | 6,000 | - | 168 | - | - | 168 | - |
| A14100A | 1,377 | 10,000 | - | - | 228 | - | - | 228 |

## 1200XL Device Resources

|  |  | User I/Os |  |  |
| :---: | :---: | :---: | :---: | :---: |
| FPGA <br> Device Type | Logic <br> Modules | Gate Array <br> Equivalent <br> Gates | CQFP | CPGA |
| A1280XL | 1,232 | 8,000 | 172-pin |  |

## ACT 2 Device Resources

|  |  | User I/Os |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FPGA <br> Device Type | Logic <br> Modules | Gate Array <br> Equivalent <br> Gates | CQFP |  | CPGA |  |
| A1240A | 684 | 4,000 | 172-pin | - | 132-pin | 176-pin |
| A1280A | 1,232 | 8,000 | 140 | - | - |  |

## ACT 1 Device Resources

| FPGA <br> Device Type | Logic Modules | Gate Array Equivalent Gates | User I/Os |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \hline \text { CQFP } \\ & \text { 84-pin } \end{aligned}$ | $\begin{aligned} & \text { CPGA } \\ & 84-\text { pin } \end{aligned}$ |
| A1010B | 295 | 1,200 | - | 57 |
| A1020B | 547 | 2,000 | 69 | 69 |

## Actel MIL-STD-883 Product Flow

| Step | Screen | 883 Method | 883-Class B Requirement |
| :---: | :---: | :---: | :---: |
| 1. | Internal Visual | 2010, Test Condition B | 100\% |
| 2. | Temperature Cycling | 1010, Test Condition C | 100\% |
| 3. | Constant Acceleration | 2001, Test Condition D or E, $\mathrm{Y}_{1}$, Orientation Only | 100\% |
| 4. | Seal <br> a. Fine <br> b. Gross | 1014 | $\begin{aligned} & 100 \% \\ & 100 \% \end{aligned}$ |
| 5. | Visual Inspection | 2009 | 100\% |
| 6. | Pre-Burn-In Electrical Parameters | In accordance with applicable Actel device specification | 100\% |
| 7. | Burn-in Test | 1015, Condition D, 160 hours @ $125^{\circ} \mathrm{C}$ or 80 hours @ $150^{\circ} \mathrm{C}$ | 100\% |
| 8. | Interim (Post-Burn-In) Electrical Parameters | In accordance with applicable Actel device specification | 100\% |
| 9. | Percent Defective Allowable | 5\% | All Lots |
| 10. | Final Electrical Test <br> a. Static Tests <br> (1) $25^{\circ} \mathrm{C}$ (Subgroup 1, Table I) <br> (2) $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ (Subgroups 2, 3, Table I) <br> b. Functional Tests <br> (1) $25^{\circ} \mathrm{C}$ (Subgroup 7, Table I) <br> (2) $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ (Subgroups 8A and 8B, Table I) <br> c. Switching Tests at $25^{\circ} \mathrm{C}$ (Subgroup 9, Table I) | In accordance with applicable Actel device specification, which includes $a, b$, and $c$ : <br> 5005 <br> 5005 <br> 5005 <br> 5005 <br> 5005 | 100\% <br> 100\% <br> 100\% |
| 11. | External Visual | 2009 | 100\% |

Note: $\quad$ When Destructive Physical Analysis (DPA) is performed on Class B devices, the step coverage requirement as specified in Method 2018 must be waived.

## Actel Extended Flow ${ }^{1}$

| Step | Screen | Method | Requirement |
| :---: | :---: | :---: | :---: |
| 1. | Wafer Lot Acceptance ${ }^{2}$ | 5007 with Step Coverage Waiver | All Lots |
| 2. | Destructive In-Line Bond Pull ${ }^{3}$ | 2011, Condition D | Sample |
| 3. | Internal Visual | 2010, Condition A | 100\% |
| 4. | Serialization |  | 100\% |
| 5. | Temperature Cycling | 1010, Condition C | 100\% |
| 6. | Constant Acceleration | 2001, Condition D or E, $\mathrm{Y}_{1}$ Orientation Only | 100\% |
| 7. | Particle Impact Noise Detection | 2020, Condition A | 100\% |
| 8. | Radiographic | 2012 (one view only) | 100\% |
| 9. | Pre-Burn-In Test | In accordance with applicable Actel device specification | 100\% |
| 10. | Burn-in Test | 1015, Condition D, 240 hours @ $125^{\circ} \mathrm{C}$ minimum | 100\% |
| 11. | Interim (Post-Burn-In) Electrical Parameters | In accordance with applicable Actel device specification | 100\% |
| 12. | Reverse Bias Burn-In | 1015, Condition C, 72 hours @ $150^{\circ} \mathrm{C}$ minimum | 100\% |
| 13. | Interim (Post-Burn-In) Electrical Parameters | In accordance with applicable Actel device specification | 100\% |
| 14. | Percent Defective Allowable (PDA) Calculation | 5\%, 3\% Functional Parameters @ $25^{\circ} \mathrm{C}$ | All Lots |
| 15. | Final Electrical Test | In accordance with Actel applicable device specification which includes $a, b$, and $c$ : | 100\% |
|  | a. Static Tests <br> (1) $25^{\circ} \mathrm{C}$ <br> (Subgroup 1, Table1) <br> (2) $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ (Subgroups 2, 3, Table 1) | $\begin{aligned} & 5005 \\ & 5005 \end{aligned}$ | 100\% |
|  | b. Functional Tests <br> (1) $25^{\circ} \mathrm{C}$ <br> (Subgroup 7, Table 15) <br> (2) $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ <br> (Subgroups 8A and B, Table 1) | $\begin{aligned} & 5005 \\ & 5005 \end{aligned}$ | 100\% |
|  | c. Switching Tests at $25^{\circ} \mathrm{C}$ (Subgroup 9, Table 1) | $5005$ | 100\% |
| 16. | Seal <br> a. Fine <br> b. Gross | 1014 | 100\% |
| 17. | External Visual | 2009 | 100\% |

Notes:

1. Actel offers the extended flow for customers who require additional screening beyond the requirements of the MIL-STD-833, Class B. Actel is compliant to the requirements of MIL-STD-883, Paragraph 1.2.1, and MIL-I-38535, Appendix A. Actel is offering this extended flow incorporating the majority of the screening procedures as outlined in Method 5004 of MIL-STD-883, Class S. The exceptions to Method 5004 are shown in notes 2 and 3 below.
2. Wafer lot acceptance is performed to Method 5007; however, the step coverage requirement as specified in Method 2018 must be waived.
3. MIL-STD-883, Method 5004 requires 100 percent Radiation latch-up testing (Method 1020). Actel will not be performing any radiation testing, and this requirement must be waived in its entirety.

Absolute Maximum Ratings ${ }^{1}$
Free air temperature range

| Symbol | Parameter | Limits | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage ${ }^{2,3,4}$ | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{IO}}$ | $\mathrm{I} / \mathrm{O}$ Source Sink <br> Current $^{5}$ | $\pm 20$ | mA |
| $\mathrm{~T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.
2. $V_{P P}=V_{C C}$, except during device programming.
3. $V_{S V}=V_{C C}$, except during device programming.
4. $V_{K S}=G N D$, except during device programming.
5. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than $V_{C C}+$ 0.5 V or less than $G N D-0.5 \mathrm{~V}$, the internal protection diode will be forward biased and can draw excessive current.

## Recommended Operating Conditions

| Parameter | Commercial | Military | Units |
| :--- | :---: | :---: | :---: |
| Temperature <br> Range | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Power Supply <br> Tolerance | $\pm 5$ | $\pm 10$ | $\% \mathrm{~V}_{\mathrm{CC}}$ |

## Notes:

1. Ambient temperature $\left(T_{A}\right)$ is used for commercial and industrial; case temperature ( $T_{C}$ ) is used for military.
2. All power supplies must be in the recommended operating range. For more information, refer to the Power-Up Design Considerations application note at http://www.actel.com/appnotes.

## Electrical Specifications



## Notes:

1. Actel devices can drive and receive either CMOS or TTL signal levels. No assignment of I/Os as TTL or CMOS is required.
2. Tested one output at a time, $V_{C C}=\mathrm{min}$.
3. Not tested; for information only.
4. $V_{\text {OUT }}=0 \mathrm{~V}, f=1 \mathrm{MHz}$

## Package Thermal Characteristics

The device junction to case thermal characteristic is $\theta_{\mathrm{j}}$, and the junction to ambient air characteristic is $\theta_{\mathrm{ja}}$. The thermal characteristics for $\theta_{\mathrm{ja}}$ are shown with two different air flow rates.

Maximum junction temperature is $150^{\circ} \mathrm{C}$.
A sample calculation of the absolute maximum power dissipation allowed for a CPGA 176-pin package at military temperature is as follows:

$$
\frac{\text { Max. junction temp. }\left({ }^{\circ} \mathrm{C}\right)-\text { Max. military temp. }}{\theta_{\mathrm{ja}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)}=\frac{150^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}}{23^{\circ} \mathrm{C} / \mathrm{W}}=1.1 \mathrm{~W}
$$

| Package Type | Pin Count | $\theta_{\text {jc }}$ | $\theta_{\text {ja }}$ <br> Still | $\theta_{\text {ja }}$ <br> $\mathbf{3 0 0} \mathbf{f t / m i n}$ | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Ceramic Pin Grid Array | 84 | 6.0 | 33 | 20 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 132 | 4.8 | 25 | 16 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 133 | 4.8 | 25 | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 176 | 4.6 | 23 | 12 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 207 | 3.5 | 21 | 10 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 257 | 2.8 | 15 | 8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic Quad Flat Pack | 84 | 7.8 | 40 | 30 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 132 | 7.2 | 35 | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 172 | 6.8 | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
|  | 196 | 6.4 | 23 | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 256 | 6.2 | 20 | 10 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Power Dissipation

## General Power Equation

$$
\begin{gathered}
\mathrm{P}=\left[\mathrm{I}_{\mathrm{CC}} \text { standby }+\mathrm{I}_{\mathrm{CC}} \text { active }\right] * \mathrm{~V}_{\mathrm{CC}}+\mathrm{I}_{0 \mathrm{~L}} * \mathrm{~V}_{\mathrm{OL}} * \mathrm{~N}+ \\
\mathrm{I}_{0 \mathrm{H}} *\left(\mathrm{~V}_{\mathrm{CC}}-\mathrm{V}_{0 \mathrm{H}}\right) * \mathrm{M}
\end{gathered}
$$

where:
$\mathrm{I}_{\mathrm{CC}}$ standby is the current flowing when no inputs or outputs are changing.
$\mathrm{I}_{\mathrm{CC}}$ active is the current flowing due to CMOS switching.
$\mathrm{I}_{0 \mathrm{~L}}, \mathrm{I}_{0 \mathrm{H}}$ are TTL sink/source currents.
$\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$ are TTL level output voltages.
N equals the number of outputs driving TTL loads to $\mathrm{V}_{0 \mathrm{~L}}$.
M equals the number of outputs driving TTL loads to $\mathrm{V}_{\mathrm{OH}}$.
Accurate values for N and M are difficult to determine because they depend on the family type, on the design, and on the system I/0. The power can be divided into two components-static and active.

## Static Power Component

Actel FPGAs have small static power components that result in power dissipation lower than that of PALs or PLDs. By integrating multiple PALs or PLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power. Standby power is calculated below for commercial, worst-case conditions.

| Family | $\mathbf{I}_{\text {CC }}$ | $\mathbf{V}_{\text {CC }}$ | Power |
| :---: | :---: | :---: | :---: |
| ACT 3 | 2 mA | 5.25 V | 10.5 mW |
| $1200 \mathrm{XL} / 3200 \mathrm{DX}$ | 2 mA | 5.25 V | 10.5 mW |
| ACT 2 | 2 mA | 5.25 V | 10.5 mW |
| ACT 1 | 3 mA | 5.25 V | 15.8 mW |

The static power dissipated by TTL loads depends on the number of outputs driving high or low and the DC load current. Again, this value is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33 V will generate 42 mW with all outputs driving low, and 140 mW with all outputs driving high.

## Active Power Component

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency dependent, a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs. An additional component of the active power dissipation is the totempole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that
can be combined with frequency and voltage to represent active power dissipation.

## Equivalent Capacitance

The power dissipated by a CMOS circuit can be expressed by Equation 1:

$$
\begin{equation*}
\text { Power }(\mathrm{uW})=\mathrm{C}_{\mathrm{EQ}} * \mathrm{~V}_{\mathrm{CC}} 2 * \mathrm{~F} \tag{1}
\end{equation*}
$$

where:

$$
\begin{array}{ll}
\mathrm{C}_{\mathrm{EQ}} & =\text { Equivalent capacitance in } \mathrm{pF} \\
\mathrm{~V}_{\mathrm{CC}} & =\text { Power supply in volts }(\mathrm{V}) \\
\mathrm{F} & =\text { Switching frequency in } \mathrm{MHz}
\end{array}
$$

Equivalent capacitance is calculated by measuring $\mathrm{I}_{\mathrm{CC}}$ active at a specified frequency and voltage for each circuit component of interest. Measurements are made over a range of frequencies at a fixed value of $\mathrm{V}_{\mathrm{CC}}$. Equivalent capacitance is frequency independent so that the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

## CEQ Values for Actel FPGAs

|  | 1200XL |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | ACT 3 | 3200DX | ACT 2 | ACT 1 |
| Modules (C $\mathrm{C}_{\mathrm{EQM}}$ ) | 6.7 | 5.2 | 5.8 | 3.7 |
| Input Buffers $\left(\mathrm{C}_{\mathrm{EQI}}\right)$ | 7.2 | 11.6 | 12.9 | 22.1 |
| Output Buffers (C $\mathrm{C}_{\mathrm{EQ} 0}$ ) |  |  |  |  |$)$

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. Equation 2 shows a piecewise linear summation over all components that applies to all ACT 1, 1200XL, 3200DX, ACT 2, and ACT 3 devices. Since the ACT 1 family has only one routed array clock, the terms labeled routed_Clk2, dedicated_Clk, and IO_Clk do not apply. Similarly, the ACT 2 family has two routed array clocks, and the dedicated_Clk and IO_Clk terms do not apply. For ACT 3 devices, all terms will apply.
Power $=\mathrm{V}_{\mathrm{CC}}^{2} *\left[\left(\mathrm{~m} * \mathrm{C}_{\mathrm{EQM}} * \mathrm{f}_{\mathrm{m}}\right)_{\text {modules }}+\left(\mathrm{n} * \mathrm{C}_{\mathrm{EQI}} * \mathrm{f}_{\mathrm{n}}\right)_{\text {inputs }}+\right.$ $\left(\mathrm{p} *\left(\mathrm{C}_{\mathrm{EQ} 0}+\mathrm{C}_{\mathrm{L}}\right) * \mathrm{f}_{\mathrm{p}}\right)_{\text {outputs }}+0.5 *\left(\mathrm{q}_{1} * \mathrm{C}_{\mathrm{EQCR}} * \mathrm{f}_{\mathrm{q} 1}\right)_{\text {routed_Clk1 }}$ $+\left(\mathrm{r}_{1} * \mathrm{f}_{\mathrm{q} 1}\right)_{\text {routed_Clk1 }}+0.5^{*}\left(\mathrm{q}_{2} * \mathrm{C}_{\mathrm{EQCR}} * \mathrm{f}_{\mathrm{q} 2}\right)_{\text {routed_Clk2 }}+$ $\left(\mathrm{r}_{2} * \mathrm{f}_{\mathrm{q} 2}\right)_{\text {routed_Clk } 2}+0.5 *\left(\mathrm{~s}_{1} * \mathrm{C}_{\mathrm{EQCD}} * \mathrm{f}_{\mathrm{s} 1}\right)_{\text {dedicated_Clk }}+$ $\left.\left(\mathrm{s}_{2} * \mathrm{C}_{\mathrm{EQCI}} * \mathrm{f}_{\mathrm{s} 2}\right)_{\mathrm{IO} \_\mathrm{Clk}}\right]$
where:
$\mathrm{m} \quad=\quad$ Number of logic modules switching at $\mathrm{f}_{\mathrm{m}}$
$n \quad=$ Number of input buffers switching at $f_{n}$
$\mathrm{p} \quad=$ Number of output buffers switching at $\mathrm{f}_{\mathrm{p}}$
$\mathrm{q}_{1} \quad=$ Number of clock loads on the first routed array clock (all families)
$\mathrm{q}_{2} \quad=$ Number of clock loads on the second routed array clock (ACT 2, 1200XL, 3200DX, ACT 3 only)
$r_{1} \quad=$ Fixed capacitance due to first routed array clock (all families)
$\mathrm{r}_{2} \quad=$ Fixed capacitance due to second routed array clock (ACT 2, 1200XL, 3200DX, ACT 3 only)
$\mathrm{s}_{1} \quad=$ Fixed number of clock loads on the dedicated array clock (ACT 3 only)
$=$ Fixed number of clock loads on the dedicated I/0 clock (ACT 3 only)
$\mathrm{C}_{\mathrm{EQM}}=$ Equivalent capacitance of logic modules in pF
$\mathrm{C}_{\mathrm{EQI}}=$ Equivalent capacitance of input buffers in pF
$\mathrm{C}_{\mathrm{EQ} 0}=$ Equivalent capacitance of output buffers in pF
$\mathrm{C}_{\mathrm{EQCR}}=$ Equivalent capacitance of routed array clock in pF
$\mathrm{C}_{\mathrm{EQCD}}=$ Equivalent capacitance of dedicated array clock in pF
$\mathrm{C}_{\mathrm{EQCI}}=$ Equivalent capacitance of dedicated I/O clock in pF
$\mathrm{C}_{\mathrm{L}} \quad=$ Output lead capacitance in pF
$\mathrm{f}_{\mathrm{m}} \quad=$ Average logic module switching rate in MHz
$\mathrm{f}_{\mathrm{n}} \quad=$ Average input buffer switching rate in MHz
$\mathrm{f}_{\mathrm{p}}=$ Average output buffer switching rate in MHz
$\mathrm{f}_{\mathrm{q} 1}=$ Average first routed array clock rate in MHz (all families)
$\mathrm{f}_{\mathrm{q} 2} \quad=$ Average second routed array clock rate in MHz (ACT 2, 1200XL, 3200DX, ACT 3 only)
$\mathrm{f}_{\mathrm{s} 1}=$ Average dedicated array clock rate in MHz (ACT 3 only)
$\mathrm{f}_{\mathrm{s} 2} \quad=$ Average dedicated $\mathrm{I} / 0$ clock rate in MHz (ACT 3 only)

## Fixed Capacitance Values for Actel FPGAs (pF)

|  | $\mathbf{r}_{\mathbf{1}}$ <br> routed_Clk1 | $\mathbf{r}_{\mathbf{2}}$ <br> routed_Clk2 |
| :--- | :---: | :---: |
| Device Type | 41 | $\mathrm{n} / \mathrm{a}$ |
| A1010B | 69 | $\mathrm{n} / \mathrm{a}$ |
| A1240A | 134 | 134 |
| A1280A | 168 | 168 |
| A1280XL | 168 | 168 |
| A1425A | 75 | 75 |
| A1460A | 165 | 165 |
| A14100A | 195 | 195 |
| A32100DX | 178 | 178 |
| A32200DX | 230 | 230 |

## Fixed Clock Loads ( $\mathrm{s}_{\mathbf{1}} / \mathrm{s}_{\mathbf{2}}-\mathbf{A C T} 3$ Only)

$\mathrm{S}_{1}$
\(\left.$$
\begin{array}{cc}\text { Clock Loads on } & \begin{array}{c}\text { Clock Loads on } \\
\text { Dedicated } \\
\text { Dedicated } \\
\text { Array Clock }\end{array}
$$ <br>

I/0 Clock\end{array}\right]\)| 160 | 100 |
| :---: | :---: |
| 432 | 168 |
| 697 | 228 |

## Determining Average Switching Frequency

To determine the switching frequency for a design, you must have a detailed understanding of the data values input to the circuit. The guidelines in the table below are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation.

| Type | ACT 3 | 3200DX/ACT 2/1200XL | ACT 1 |
| :---: | :---: | :---: | :---: |
| Logic modules (m) | 80\% of modules | 80\% of modules | 90\% of modules |
| Input switching ( n ) | \# inputs/4 | \# inputs/4 | \# inputs/4 |
| Outputs switching (p) | \#outputs/4 | \#outputs/4 | \#outputs/4 |
| First routed array clock loads ( $\mathrm{q}_{1}$ ) | $40 \%$ of sequential modules | $40 \%$ of sequential modules | 40\% of modules |
| Second routed array clock loads ( $\mathrm{q}_{2}$ ) | $40 \%$ of sequential modules | $40 \%$ of sequential modules | n/a |
| Load capacitance ( $\mathrm{C}_{\mathrm{L}}$ ) | 35 pF | 35 pF | 35 pF |
| Average logic module switching rate ( $\mathrm{f}_{\mathrm{m}}$ ) | F/10 | F/10 | F/10 |
| Average input switching rate ( $\mathrm{f}_{\mathrm{n}}$ ) | F/5 | F/5 | F/5 |
| Average output switching rate ( $\mathrm{f}_{\mathrm{p}}$ ) | F/10 | F/10 | F/10 |
| Average first routed array clock rate ( $\mathrm{f}_{\mathrm{q1}}$ ) | F/2 | F | F |
| Average second routed array clock rate ( $\mathrm{f}_{\mathrm{q} 2}$ ) | F/2 | F/2 | n/a |
| Average dedicated array clock rate ( $\mathrm{f}_{\mathrm{s} 1}$ ) | F | n/a | n/a |
| Average dedicated I/O clock rate ( $\mathrm{f}_{\mathrm{s} 2}$ ) | F | n/a | n/a |

## 3200DX Timing Model (Logic Functions using Array Clocks)*


*Values shown for A32100DX-1 at worst-case military conditions.

## 3200DX Timing Model (Logic Functions using Quadrant Clocks)*


*Values shown for A32100DX-1 at worst-case military conditions.
** Load dependent.

## 3200DX Timing Model (SRAM Functions)*

## Input Delays


*Values shown for A32100DX-1 at worst-case military conditions.

## 1200XL Timing Model*


*Values shown for A1280XL-1 at worst-case military conditions.
$\dagger$ Input module predicted routing delay.

## Parameter Measurement

## Output Buffer Delays



## AC Test Load

Load 1
(Used to measure propagation delay)

To the output under test


Load 2
(Used to measure rising/falling edges)


## Input Buffer Delays



Combinatorial Macro Delays


## Sequential Timing Characteristics

Flip-Flops and Latches (ACT 3)



Note:

1. D represents all data functions involving $A, B$, and S for multiplexed flip-flops.

## Sequential Timing Characteristics (continued)

Flip-Flops and Latches (1200XL/3200DX, ACT 2, and ACT 1)

(Positive edge triggered)


Note:

1. D represents all data functions involving $A, B$, and $S$ for multiplexed flip-flops.

## Sequential Timing Characteristics (continued)

## Input Buffer Latches (ACT 2 and $1200 \times$ L/3200DX)



Output Buffer Latches (ACT 2 and $1200 \times L / 3200 D X)$


D


## Decode Module Timing



## SRAM Timing Characteristics

| Write Port | Read Port |  |
| :--- | :--- | ---: |
| WRAD [5:0] | RAM Array | RDAD [5:0] |
|  | BLKEN | LEW |
| WEN | (256 bits) | REN |
|  |  | RCLK |
| WD [7:0] |  | RCLK |
| $\square$ |  |  |

## Dual-Port SRAM Timing Waveforms

3200DX SRAM Write Operation


Note: Identical timing for falling-edge clock.
3200DX SRAM Synchronous Read Operation


Note: Identical timing for falling-edge clock.

3200DX SRAM Asynchronous Read Operation-Type 1
(Read Address Controlled)


3200DX SRAM Asynchronous Read Operation-Type 2
(Write Address Controlled)


ACT 1 Timing Characteristics
(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min | Max. | Min. | Max. | Units |
| Logic Module Propagation Delays |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PD} 1} \\ & \mathrm{t}_{\mathrm{PD} 2} \\ & \mathrm{t}_{\mathrm{CO}} \\ & \mathrm{t}_{\mathrm{GO}} \\ & \mathrm{t}_{\mathrm{RS}} \end{aligned}$ | Single Module <br> Dual Module Macros <br> Sequential Clk to Q <br> Latch $G$ to $Q$ <br> Flip-Flop (Latch) Reset to Q |  | $\begin{gathered} \hline 4.7 \\ 10.8 \\ 4.7 \\ 4.7 \\ 4.7 \end{gathered}$ |  | $\begin{gathered} \hline 5.5 \\ 12.7 \\ 5.5 \\ 5.5 \\ 5.5 \end{gathered}$ | ns ns ns ns ns |
| Logic Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RD} 1}$ <br> $t_{\text {RD2 }}$ <br> $t_{\text {RD3 }}$ <br> $t_{\text {RD4 }}$ <br> $t_{\text {RD8 }}$ | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  | $\begin{gathered} \hline 1.5 \\ 2.3 \\ 3.4 \\ 5.0 \\ 10.6 \end{gathered}$ |  | $\begin{gathered} \hline 1.7 \\ 2.7 \\ 4.0 \\ 5.9 \\ 12.5 \end{gathered}$ | ns <br> ns ns ns ns |
| Logic Module Sequential Timing ${ }^{2}$ |  |  |  |  |  |  |
| tsud <br> $t_{H D}$ <br> tsuena <br> $\mathrm{t}_{\text {HENA }}$ <br> twCLKA <br> twasyn <br> $\mathrm{t}_{\mathrm{A}}$ <br> ${ }^{\mathrm{f}} \mathrm{MAX}$ | Flip-Flop (Latch) Data Input Setup <br> Flip-Flop (Latch) Data Input Hold <br> Flip-Flop (Latch) Enable Setup <br> Flip-Flop (Latch) Enable Hold <br> Flip-Flop (Latch) Clock Active Pulse Width <br> Flip-Flop (Latch) Asynchronous Pulse Width <br> Flip-Flop Clock Input Period <br> Flip-Flop (Latch) Clock <br> Frequency | $\begin{gathered} \hline 8.8 \\ 0.0 \\ 8.8 \\ 0.0 \\ \\ 10.9 \\ \\ 10.9 \\ 23.2 \end{gathered}$ | 44 | 10.4 <br> 0.0 <br> 10.4 <br> 0.0 <br> 12.9 <br> 12.9 <br> 27.3 | 37 | ns ns ns ns <br> ns <br> ns ns MHz |
| Input Module Propagation Delays |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{INYH}} \\ & \mathrm{t}_{\mathrm{INYL}} \end{aligned}$ | Pad to Y High Pad to Y Low |  | $\begin{aligned} & \hline 4.9 \\ & 4.9 \end{aligned}$ |  | $\begin{aligned} & \hline 5.8 \\ & 5.8 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Input Module Predicted Routing Delays ${ }^{1,3}$ |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{IRD} 1} \\ & \mathrm{t}_{\mathrm{IRD} 2} \\ & \mathrm{t}_{\mathrm{IRD} 3} \\ & \mathrm{t}_{\mathrm{IRD} 4} \\ & \mathrm{t}_{\mathrm{IRD}} \end{aligned}$ | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  | $\begin{gathered} \hline 1.5 \\ 2.3 \\ 3.4 \\ 5.0 \\ 10.6 \end{gathered}$ |  | $\begin{gathered} \hline 1.7 \\ 2.7 \\ 4.0 \\ 5.9 \\ 12.5 \end{gathered}$ |  |

Notes:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
2. Setup times assume fanout of 3. Further derating information can be obtained from the DirectTime Analyzer utility.
3. Optimization techniques may further reduce delays by 0 to 4 ns .

## ACT 1 Timing Characteristics (continued)

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  |  | '-1' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Min. | Max. | Units |
| Global Clock Network |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {CKH }}$ | Input Low to High | $\begin{aligned} & \hline \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & \hline 7.8 \\ & 8.9 \end{aligned}$ |  | $\begin{gathered} \hline 9.2 \\ 10.5 \end{gathered}$ | ns |
| $\mathrm{t}_{\mathrm{CKL}}$ | Input High to Low | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 10.3 \\ & 11.2 \end{aligned}$ |  | $\begin{aligned} & 12.1 \\ & 13.2 \end{aligned}$ | ns |
| $t_{\text {PWH }}$ | Minimum Pulse Width High | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ | $\begin{aligned} & 10.4 \\ & 10.9 \end{aligned}$ |  | $\begin{aligned} & 12.2 \\ & 12.9 \end{aligned}$ |  | ns |
| $t_{\text {PWL }}$ | Minimum Pulse Width Low | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ | $\begin{aligned} & 10.4 \\ & 10.9 \end{aligned}$ |  | $\begin{aligned} & 12.2 \\ & 12.9 \end{aligned}$ |  | ns |
| $\mathrm{t}_{\text {CKSW }}$ | Maximum Skew | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 1.9 \\ & 2.9 \end{aligned}$ |  | $\begin{aligned} & 2.2 \\ & 3.4 \end{aligned}$ | ns |
| $t_{p}$ | Minimum Period | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ | $\begin{aligned} & 21.7 \\ & 23.2 \end{aligned}$ |  | $\begin{aligned} & 25.6 \\ & 27.3 \end{aligned}$ |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 46 \\ & 44 \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 37 \end{aligned}$ | MHz |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{DLH}} \\ & \mathrm{t}_{\mathrm{DHL}} \\ & \mathrm{t}_{\mathrm{ENZH}} \\ & \mathrm{t}_{\mathrm{ENZL}} \\ & \mathrm{t}_{\mathrm{ENHZ}} \\ & \mathrm{t}_{\mathrm{ENLZ}} \\ & \mathrm{~d}_{\text {TLH }} \\ & \mathrm{d}_{\text {THL }} \end{aligned}$ | Data to Pad High <br> Data to Pad Low <br> Enable Pad Z to High <br> Enable Pad Z to Low <br> Enable Pad High to $Z$ <br> Enable Pad Low to Z <br> Delta Low to High <br> Delta High to Low |  |  | $\begin{aligned} & \hline 12.1 \\ & 13.8 \\ & 12.0 \\ & 14.6 \\ & 16.0 \\ & 14.5 \\ & 0.09 \\ & 0.12 \end{aligned}$ |  | $\begin{aligned} & \hline 14.2 \\ & 16.3 \\ & 14.1 \\ & 17.1 \\ & 18.8 \\ & 17.0 \\ & 0.11 \\ & 0.15 \end{aligned}$ | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns/pF <br> ns/pF |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |
| $t_{\text {DLH }}$ <br> $t_{\text {DHL }}$ <br> tenzh <br> tenzl <br> tenhz <br> tenlz <br> $\mathrm{d}_{\text {TLH }}$ <br> $\mathrm{d}_{\text {THL }}$ | Data to Pad High <br> Data to Pad Low <br> Enable Pad Z to High <br> Enable Pad Z to Low <br> Enable Pad High to $Z$ <br> Enable Pad Low to Z <br> Delta Low to High <br> Delta High to Low |  |  | $\begin{aligned} & \hline 15.1 \\ & 11.5 \\ & 12.0 \\ & 14.6 \\ & 16.0 \\ & 14.5 \\ & 0.16 \\ & 0.09 \end{aligned}$ |  | 17.7 13.6 14.1 17.1 18.8 17.0 0.18 0.11 | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns/pF <br> ns/pF |

## Notes:

1. Delays based on 50 pF loading.
2. SSO information can be found in the Simultaneously Switching Output Limits for Actel FPGAs application note at http://www.actel.com/appnotes.

## A1240A Timing Characteristics

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | '-1' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Units |
| Logic Module Propagation Delays ${ }^{1}$ |  |  |  |  |  |  |
| $\left\lvert\, \begin{aligned} & \mathrm{t}_{\mathrm{PD} 1} \\ & \mathrm{t}_{\mathrm{CO}} \\ & \mathrm{t}_{\mathrm{GO}} \\ & \mathrm{t}_{\mathrm{RS}} \end{aligned}\right.$ | Single Module <br> Sequential CIk to Q <br> Latch $G$ to $Q$ <br> Flip-Flop (Latch) Reset to Q |  | $\begin{aligned} & 5.2 \\ & 5.2 \\ & 5.2 \\ & 5.2 \end{aligned}$ |  | $\begin{aligned} & 6.1 \\ & 6.1 \\ & 6.1 \\ & 6.1 \end{aligned}$ | ns ns ns ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |
| $t_{\text {RD1 }}$ <br> $t_{\text {RD2 }}$ <br> $t_{\text {RD3 }}$ <br> $t_{\text {RD4 }}$ <br> trD8 | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  | $\begin{aligned} & 1.9 \\ & 2.4 \\ & 3.1 \\ & 4.3 \\ & 6.6 \end{aligned}$ |  | $\begin{aligned} & 2.2 \\ & 2.8 \\ & 3.7 \\ & 5.0 \\ & 7.7 \end{aligned}$ | ns ns ns ns ns |
| Logic Module Sequential Timing ${ }^{\text {3,4 }}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SUD }}$ <br> $t_{H D}$ <br> tsuena <br> thena <br> twCLKA <br> $t_{\text {WASYN }}$ <br> $t_{A}$ <br> $\mathrm{t}_{\mathrm{NH}}$ <br> tinsu <br> touth <br> toutsu <br> $\mathrm{f}_{\text {MAX }}$ | Flip-Flop (Latch) Data Input Setup <br> Flip-Flop (Latch) Data Input Hold <br> Flip-Flop (Latch) Enable Setup <br> Flip-Flop (Latch) Enable Hold <br> Flip-Flop (Latch) Clock Active Pulse Width <br> Flip-Flop (Latch) Asynchronous Pulse Width <br> Flip-Flop Clock Input Period <br> Input Buffer Latch Hold <br> Input Buffer Latch Setup <br> Output Buffer Latch Hold <br> Output Buffer Latch Setup <br> Flip-Flop (Latch) Clock Frequency | $\begin{gathered} \hline 0.5 \\ 0.0 \\ 1.3 \\ 0.0 \\ \\ 7.4 \\ \\ 7.4 \\ 14.8 \\ 2.5 \\ -3.5 \\ 0.0 \\ 0.5 \end{gathered}$ | 63 | $\begin{gathered} \hline 0.5 \\ 0.0 \\ 1.3 \\ 0.0 \\ 8.1 \\ \\ 8.1 \\ 18.6 \\ 2.5 \\ -3.5 \\ 0.0 \end{gathered}$ $0.5$ | 54 | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> MHz |

Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

## A1240A Timing Characteristics (continued)

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  |  | '-1' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Min. | Max. | Units |
| Input Module Propagation Delays |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{INYH}}$ <br> $\mathrm{t}_{\mathrm{INYL}}$ <br> $\mathrm{t}_{\mathrm{INGH}}$ <br> $\mathrm{t}_{\mathrm{INGL}}$ | Pad to Y High Pad to $Y$ Low G to Y High G to Y Low |  |  | $\begin{aligned} & 4.0 \\ & 3.6 \\ & 6.9 \\ & 6.6 \end{aligned}$ |  | $\begin{aligned} & \hline 4.7 \\ & 4.3 \\ & 8.1 \\ & 7.7 \end{aligned}$ | ns ns ns ns |
| Input Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {IRD1 }}$ <br> $\mathrm{t}_{\mathrm{IRD} 2}$ <br> tIRD3 <br> tIRD4 <br> tIRD8 | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  |  | $\begin{gathered} \hline 5.8 \\ 6.7 \\ 7.5 \\ 8.2 \\ 10.9 \end{gathered}$ |  | $\begin{gathered} \hline 6.9 \\ 7.8 \\ 8.8 \\ 9.7 \\ 12.9 \end{gathered}$ | ns ns ns ns ns |
| Global Clock Network |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {CKH }}$ | Input Low to High | $\begin{aligned} & \hline \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ |  | $\begin{aligned} & 13.3 \\ & 16.3 \end{aligned}$ |  | $\begin{aligned} & 15.7 \\ & 19.2 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {CKL }}$ | Input High to Low | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ |  | $\begin{aligned} & 13.3 \\ & 16.5 \end{aligned}$ |  | $\begin{aligned} & 15.7 \\ & 19.5 \end{aligned}$ | ns |
| $t_{\text {PWH }}$ | Minimum Pulse Width High | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 6.0 \end{aligned}$ |  | $\begin{aligned} & 6.7 \\ & 7.1 \end{aligned}$ |  | ns |
| $t_{\text {PWL }}$ | Minimum Pulse Width Low | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 6.0 \end{aligned}$ |  | $\begin{aligned} & 6.7 \\ & 7.1 \end{aligned}$ |  | ns |
| $\mathrm{t}_{\text {CKSW }}$ | Maximum Skew | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 3.1 \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 3.1 \end{aligned}$ | ns |
| ${ }^{\text {t SUEXT }}$ | Input Latch External Setup | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | ns |
| $\mathrm{t}_{\text {HEXT }}$ | Input Latch External Hold | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | $\begin{gathered} 8.6 \\ 13.8 \end{gathered}$ |  | $\begin{gathered} 8.6 \\ 13.8 \end{gathered}$ |  | ns |
| $t_{p}$ | Minimum Period | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | $\begin{aligned} & 11.5 \\ & 12.2 \end{aligned}$ |  | $\begin{aligned} & 13.5 \\ & 14.3 \end{aligned}$ |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ |  | $\begin{aligned} & 87 \\ & 82 \end{aligned}$ |  | $\begin{aligned} & 74 \\ & 70 \end{aligned}$ | MHz |

## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment. Optimization techniques may further reduce delays by 0 to 4 ns .

## A1240A Timing Characteristics (continued)

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | ' -1 ' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Units |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{DLH}}$ <br> $t_{\text {DHL }}$ <br> $t_{\text {ENZH }}$ <br> $t_{\text {ENZL }}$ <br> tenhz <br> tenlz <br> $t_{G L H}$ <br> $t_{G H L}$ <br> $\mathrm{d}_{\text {TLH }}$ <br> $\mathrm{d}_{\mathrm{THL}}$ | Data to Pad High <br> Data to Pad Low <br> Enable Pad Z to High <br> Enable Pad $Z$ to Low <br> Enable Pad High to $Z$ <br> Enable Pad Low to Z <br> G to Pad High <br> G to Pad Low <br> Delta Low to High <br> Delta High to Low |  | 11.0 13.9 12.3 16.1 9.8 11.5 12.4 15.5 0.09 0.17 |  | 13.0 16.4 14.4 19.0 11.5 13.6 14.6 18.2 0.11 0.20 | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> $\mathrm{ns} / \mathrm{pF}$ <br> $\mathrm{ns} / \mathrm{pF}$ |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |
| $t_{\text {DLH }}$ <br> $\mathrm{t}_{\mathrm{DHL}}$ <br> $t_{\text {ENZH }}$ <br> $t_{\text {ENZL }}$ <br> tenhz <br> tenlz <br> $\mathrm{t}_{\mathrm{GLH}}$ <br> $\mathrm{t}_{\mathrm{GHL}}$ <br> $\mathrm{d}_{\text {TLH }}$ <br> $d_{\text {THL }}$ | Data to Pad High <br> Data to Pad Low <br> Enable Pad Z to High <br> Enable Pad $Z$ to Low <br> Enable Pad High to $Z$ <br> Enable Pad Low to Z <br> G to Pad High <br> G to Pad Low <br> Delta Low to High <br> Delta High to Low |  | $\begin{gathered} \hline 14.0 \\ 11.7 \\ 12.3 \\ 16.1 \\ 9.8 \\ 11.5 \\ 12.4 \\ 15.5 \\ 0.17 \\ 0.12 \end{gathered}$ |  | $\begin{aligned} & \hline 16.5 \\ & 13.7 \\ & 14.4 \\ & 19.0 \\ & 11.5 \\ & 13.6 \\ & 14.6 \\ & 18.2 \\ & 0.20 \\ & 0.15 \end{aligned}$ | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns/pF <br> ns/pF |

Notes:

1. Delays based on 50 pF loading.
2. SSO information can be found in the Simultaneously Switching Output Limits for Actel FPGAs application note at http://www.actel.com/appnotes.

## A1280A Timing Characteristics

(Worst-Case Military Conditions, $\mathbf{V}_{\text {cc }}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | ' -1 ' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Units |
| Logic Module Propagation Delays ${ }^{1}$ |  |  |  |  |  |  |
| $t_{\text {PD1 }}$ <br> $t_{\mathrm{CO}}$ <br> $t_{\mathrm{GO}}$ <br> $t_{R S}$ | Single Module <br> Sequential Clk to Q <br> Latch $G$ to $Q$ <br> Flip-Flop (Latch) Reset to Q |  | $\begin{aligned} & 5.2 \\ & 5.2 \\ & 5.2 \\ & 5.2 \end{aligned}$ |  | $\begin{aligned} & 6.1 \\ & 6.1 \\ & 6.1 \\ & 6.1 \end{aligned}$ | ns ns ns ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RD} 1}$ <br> $t_{\text {RD2 }}$ <br> $\mathrm{t}_{\mathrm{RD} 3}$ <br> $\mathrm{t}_{\mathrm{RD} 4}$ <br> $\mathrm{t}_{\mathrm{RD} 8}$ | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  | $\begin{aligned} & 2.4 \\ & 3.4 \\ & 4.2 \\ & 5.1 \\ & 9.2 \end{aligned}$ |  | $\begin{gathered} \hline 2.8 \\ 4.0 \\ 4.9 \\ 6.0 \\ 10.8 \end{gathered}$ | ns ns ns ns ns |
| Logic Module Sequential Timing ${ }^{\text {3, }} 4$ |  |  |  |  |  |  |
| tsud <br> $t_{H D}$ <br> tsuena <br> $t_{\text {HENA }}$ <br> twCLKA <br> ${ }^{t}$ WASYN <br> $t_{A}$ <br> $\mathrm{t}_{\mathrm{INH}}$ <br> tinsu <br> touth <br> toutsu <br> $f_{\text {MAX }}$ | Flip-Flop (Latch) Data Input Setup <br> Flip-Flop (Latch) Data Input Hold <br> Flip-Flop (Latch) Enable Setup <br> Flip-Flop (Latch) Enable Hold <br> Flip-Flop (Latch) Clock Active Pulse Width <br> Flip-Flop (Latch) Asynchronous Pulse Width <br> Flip-Flop Clock Input Period <br> Input Buffer Latch Hold <br> Input Buffer Latch Setup <br> Output Buffer Latch Hold <br> Output Buffer Latch Setup <br> Flip-Flop (Latch) Clock Frequency | $\begin{gathered} \hline 0.5 \\ 0.0 \\ 1.3 \\ 0.0 \\ \\ 7.4 \\ \\ 7.4 \\ 16.4 \\ 2.5 \\ -3.5 \\ 0.0 \\ 0.5 \end{gathered}$ | 60 | $\begin{gathered} \hline 0.5 \\ 0.0 \\ 1.3 \\ 0.0 \\ 0.6 \\ \\ 8.6 \\ 22.1 \\ 2.5 \\ -3.5 \\ 0.0 \\ 0.5 \end{gathered}$ | 41 | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> MHz |

Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Data applies to macros based on the $S$-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.

## A1280A Timing Characteristics (continued)

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  |  | '-1' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parame | Description |  | Min. | Max. | Min. | Max. | Units |
| Input M | e Propagation Delays |  |  |  |  |  |  |
| $\mathrm{t}_{\text {INYH }}$ | Pad to Y High |  |  | 4.0 |  | 4.7 | ns |
| tinYL | Pad to Y Low |  |  | 3.6 |  | 4.3 | ns |
| $\mathrm{t}_{\mathrm{INGH}}$ | G to Y High |  |  | 6.9 |  | 8.1 | ns |
| $\mathrm{t}_{\mathrm{INGL}}$ | G to Y Low |  |  | 6.6 |  | 7.7 | ns |
| Input M | Predicted Routing Delay |  |  |  |  |  |  |
|  | FO=1 Routing Delay |  |  | 6.2 |  | 7.3 | ns |
| $\mathrm{t}_{\mathrm{RD} 2}$ | FO=2 Routing Delay |  |  | 7.2 |  | 8.4 | ns |
| $\mathrm{t}_{\text {RD3 }}$ | FO=3 Routing Delay |  |  | 7.7 |  | 9.1 | ns |
| $\mathrm{t}_{\text {RD4 }}$ | FO=4 Routing Delay |  |  | 8.9 |  | 10.5 | ns |
|  | FO=8 Routing Delay |  |  | 12.9 |  | 15.2 | ns |
| Global | ck Network |  |  |  |  |  |  |
| $\mathrm{t}_{\text {CKH }}$ | Input Low to High | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ |  | $\begin{aligned} & 13.3 \\ & 17.9 \end{aligned}$ |  | $\begin{aligned} & \hline 15.7 \\ & 21.1 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {CKL }}$ | Input High to Low | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ |  | $\begin{aligned} & 13.3 \\ & 18.2 \end{aligned}$ |  | $\begin{aligned} & 15.7 \\ & 21.4 \end{aligned}$ | ns |
| $t_{\text {PWH }}$ | Minimum Pulse Width High | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ | $\begin{aligned} & 6.9 \\ & 7.9 \end{aligned}$ |  | $\begin{aligned} & 8.1 \\ & 9.3 \end{aligned}$ |  | ns |
| $t_{\text {PWL }}$ | Minimum Pulse Width Low | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ | $\begin{aligned} & 6.9 \\ & 7.9 \end{aligned}$ |  | $\begin{aligned} & 8.1 \\ & 9.3 \end{aligned}$ |  | ns |
| $\mathrm{t}_{\text {CKSW }}$ | Maximum Skew | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 3.1 \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 3.1 \end{aligned}$ | ns |
| tsuext | Input Latch External Setup | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | ns |
| $\mathrm{t}_{\text {HEXT }}$ | Input Latch External Hold | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ | $\begin{gathered} 8.6 \\ 13.8 \end{gathered}$ |  | $\begin{gathered} 8.6 \\ 13.8 \end{gathered}$ |  | ns |
| $t_{p}$ | Minimum Period | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ | $\begin{aligned} & 13.7 \\ & 16.0 \end{aligned}$ |  | $\begin{aligned} & 16.2 \\ & 18.9 \end{aligned}$ |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ |  | $\begin{aligned} & 73 \\ & 63 \end{aligned}$ |  | $\begin{aligned} & 62 \\ & 53 \end{aligned}$ | MHz |

## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment. Optimization techniques may further reduce delays by 0 to 4 ns .

## A1280A Timing Characteristics (continued)

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )


1. Delays based on 50 pF loading.
2. SSO information can be found in the Simultaneously Switching Output Limits for Actel FPGAs application note at http://www.actel.com/appnotes.

## A1280XL Timing Characteristics

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | '-1' Speed |  | 'Std' Speed |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. |  |
| Logic Module Propagation Delays ${ }^{1}$ |  |  |  |  |  |  |
| $t_{\text {PD1 }}$ <br> $t_{\mathrm{CO}}$ <br> $t_{G O}$ <br> $t_{R S}$ | Single Module <br> Sequential CIk to Q <br> Latch $G$ to $Q$ <br> Flip-Flop (Latch) Reset to Q |  | $\begin{aligned} & 3.7 \\ & 3.7 \\ & 3.7 \\ & 3.7 \end{aligned}$ |  | $\begin{aligned} & \hline 4.3 \\ & 4.3 \\ & 4.3 \\ & 4.3 \end{aligned}$ | ns ns ns ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |
| $t_{\text {RD1 }}$ <br> $\mathrm{t}_{\mathrm{RD} 2}$ <br> $\mathrm{t}_{\mathrm{RD} 3}$ <br> $\mathrm{t}_{\mathrm{RD} 4}$ <br> $\mathrm{t}_{\mathrm{RD} 8}$ | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  | $\begin{aligned} & 1.7 \\ & 2.5 \\ & 3.1 \\ & 3.7 \\ & 7.0 \end{aligned}$ |  | $\begin{aligned} & \hline 2.1 \\ & 3.0 \\ & 3.6 \\ & 4.3 \\ & 8.3 \end{aligned}$ |  |
| Logic Module Sequential Timing ${ }^{\text {3, }} 4$ |  |  |  |  |  |  |
| tsud <br> $t_{H D}$ <br> tsuena <br> $t_{\text {HENA }}$ <br> ${ }^{t}$ wCLKA <br> $t_{\text {WASYN }}$ <br> $\mathrm{t}_{\mathrm{A}}$ <br> $\mathrm{t}_{\mathrm{INH}}$ <br> $\mathrm{t}_{\text {INSU }}$ <br> touth <br> toutsu <br> $\mathrm{f}_{\text {MAX }}$ | Flip-Flop (Latch) Data Input Setup <br> Flip-Flop (Latch) Data Input Hold <br> Flip-Flop (Latch) Enable Setup <br> Flip-Flop (Latch) Enable Hold <br> Flip-Flop (Latch) Clock Active Pulse Width <br> Flip-Flop (Latch) Asynchronous Pulse Width <br> Flip-Flop Clock Input Period <br> Input Buffer Latch Hold <br> Input Buffer Latch Setup <br> Output Buffer Latch Hold <br> Output Buffer Latch Setup <br> Flip-Flop (Latch) Clock Frequency | $\begin{gathered} \hline 0.4 \\ 0.0 \\ 1.1 \\ 0.0 \\ \\ 5.3 \\ \\ 5.3 \\ 10.7 \\ 0.0 \\ 0.4 \\ 0.0 \\ 0.4 \end{gathered}$ | 90 | $\begin{gathered} 0.5 \\ 0.0 \\ 1.2 \\ 0.0 \\ 6.1 \\ \\ 6.1 \\ 12.3 \\ 0.0 \\ 0.4 \\ 0.0 \\ 0.4 \end{gathered}$ | 75 | ns ns ns ns ns ns ns ns ns ns ns MHz |

## Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.

## A1280XL Timing Characteristics (continued)

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )


Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment. Optimization techniques may further reduce delays by 0 to 4 ns .

A1280XL Timing Characteristics (continued)
(Worst-Case Military Conditions, $\mathbf{V}_{\text {cc }}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  |  |  |  | eed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Units |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{DLH}}$ <br> $\mathrm{t}_{\mathrm{DHL}}$ <br> $t_{\text {ENZH }}$ <br> $t_{\text {ENZL }}$ <br> $t_{\text {ENHZ }}$ <br> $t_{\text {ENLZ }}$ <br> $t_{G L H}$ <br> $t_{G H L}$ <br> $\mathrm{d}_{\mathrm{TLH}}$ <br> $\mathrm{d}_{\mathrm{THL}}$ | Data to Pad High <br> Data to Pad Low <br> Enable Pad Z to High <br> Enable Pad Z to Low <br> Enable Pad High to Z <br> Enable Pad Low to Z <br> G to Pad High <br> G to Pad Low <br> Delta Low to High <br> Delta High to Low |  | $\begin{gathered} \hline 5.3 \\ 5.7 \\ 5.3 \\ 5.8 \\ 7.5 \\ 7.5 \\ 5.9 \\ 6.6 \\ 0.05 \\ 0.05 \end{gathered}$ |  | 6.2 6.6 6.2 6.8 8.9 8.9 6.9 7.8 0.06 0.09 | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> $\mathrm{ns} / \mathrm{pF}$ <br> $\mathrm{ns} / \mathrm{pF}$ |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |
| $t_{\text {DLH }}$ <br> $\mathrm{t}_{\mathrm{DHL}}$ <br> $t_{\text {ENZH }}$ <br> $t_{\text {ENZL }}$ <br> tenhz <br> tenlz <br> $t_{G L H}$ <br> $t_{G H L}$ <br> $\mathrm{d}_{\text {TLH }}$ <br> $\mathrm{d}_{\mathrm{THL}}$ | Data to Pad High <br> Data to Pad Low <br> Enable Pad Z to High <br> Enable Pad Z to Low <br> Enable Pad High to Z <br> Enable Pad Low to Z <br> G to Pad High <br> G to Pad Low <br> Delta Low to High <br> Delta High to Low |  | 6.6 4.7 5.3 5.8 7.5 7.5 5.9 6.6 0.07 0.06 |  | 7.9 5.5 6.2 6.8 8.9 8.9 6.9 7.8 0.09 0.09 | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns/pF <br> ns/pF |

Notes:

1. Delays based on 50 pF loading.
2. SSO information can be found in the Simultaneously Switching Output Limits for Actel FPGAs application note at http://www.actel.com/appnotes.

A1425A Timing Characteristics
(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | ' -1 ' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Units |
| Logic Module Propagation Delays ${ }^{1}$ |  |  |  |  |  |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PD}} \\ & \mathrm{t}_{\mathrm{CO}} \\ & \mathrm{t}_{\mathrm{CLR}} \end{aligned}$ | Internal Array Module <br> Sequential Clock to Q <br> Asynchronous Clear to Q |  | $\begin{aligned} & 3.0 \\ & 3.0 \\ & 3.0 \end{aligned}$ |  | $\begin{aligned} & 3.5 \\ & 3.5 \\ & 3.5 \end{aligned}$ | ns ns ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |
| $t_{\text {RD1 }}$ <br> $t_{\text {RD2 }}$ <br> $t_{\text {RD3 }}$ <br> $t_{\text {RD4 }}$ <br> $t_{\text {RD8 }}$ | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  | $\begin{aligned} & \hline 1.3 \\ & 1.9 \\ & 2.1 \\ & 2.6 \\ & 4.2 \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 2.1 \\ & 2.5 \\ & 2.9 \\ & 4.9 \end{aligned}$ |  |
| Logic Module Sequential Timing |  |  |  |  |  |  |
| tsud <br> $t_{H D}$ <br> tsuena <br> $t_{\text {HENA }}$ <br> twasyn <br> ${ }^{\text {twCLKA }}$ <br> $t_{A}$ <br> $f_{\text {MAX }}$ | Flip-Flop (Latch) Data Input Setup <br> Flip-Flop (Latch) Data Input Hold <br> Flip-Flop (Latch) Enable Setup <br> Flip-Flop (Latch) Enable Hold <br> Asynchronous Pulse Width <br> Flip-Flop Clock Pulse Width <br> Flip-Flop Clock Input Period <br> Flip-Flop Clock Frequency | $\begin{aligned} & \hline 0.9 \\ & 0.0 \\ & 0.9 \\ & 0.0 \\ & 3.8 \\ & 3.8 \\ & 7.9 \end{aligned}$ | $125$ | $\begin{aligned} & \hline 1.0 \\ & 0.0 \\ & 1.0 \\ & 0.0 \\ & 4.4 \\ & 4.4 \\ & 9.3 \end{aligned}$ | $100$ | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> MHz |
| Input Module Propagation Delays |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{INY}}$ <br> tICKY <br> $t_{\text {OCKY }}$ <br> tICLRY <br> toclRy | Input Data Pad to Y <br> Input Reg IOCLK Pad to $Y$ <br> Output Reg IOCLK Pad to $Y$ <br> Input Asynchronous Clear to Y <br> Output Asynchronous Clear to Y |  | $\begin{aligned} & 4.2 \\ & 7.0 \\ & 7.0 \\ & 7.0 \\ & 7.0 \end{aligned}$ |  | $\begin{aligned} & 4.9 \\ & 8.2 \\ & 8.2 \\ & 8.2 \\ & 8.2 \end{aligned}$ | ns ns ns ns ns |
| Input Module Predicted Routing Delays ${ }^{1,3}$ |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\text {IRD1 }} \\ & \mathrm{t}_{\text {IRD2 }} \\ & \mathrm{t}_{\text {IRD3 }} \\ & \mathrm{t}_{\text {IRD4 }} \\ & \mathrm{t}_{\text {IRD8 }} \end{aligned}$ | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  | $\begin{aligned} & 1.3 \\ & 1.9 \\ & 2.1 \\ & 2.6 \\ & 4.2 \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 2.1 \\ & 2.5 \\ & 2.9 \\ & 4.9 \end{aligned}$ |  |

Notes:

1. For dual-module macros, use $t_{P D}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Optimization techniques may further reduce delays by 0 to 4 ns .

A1425A Timing Characteristics (continued)
(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | '-1' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Units |
| I/O Module Sequential Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{INH}}$ | Input F-F Data Hold (w.r.t. IOCLK Pad) | 0.0 |  | 0.0 |  | ns |
| tinSU | Input F-F Data Setup (w.r.t. IOCLK Pad) | 2.1 |  | 2.4 |  | ns |
| $t_{\text {IDEH }}$ | Input Data Enable Hold (w.r.t. IOCLK Pad) | 0.0 |  | 0.0 |  | ns |
| $t_{\text {IDESU }}$ | Input Data Enable Setup (w.r.t. IOCLK Pad) | 8.7 |  | 10.0 |  | ns |
| touth | Output F-F Data Hold (w.r.t. IOCLK Pad) | 1.1 |  | 1.2 |  | ns |
| toutsu | Output F-F Data Setup (w.r.t. IOCLK Pad) | 1.1 |  | 1.2 |  | ns |
| $\mathrm{t}_{\text {ODEH }}$ | Output Data Enable Hold (w.r.t. IOCLK Pad) | 0.5 |  | 0.6 |  | ns |
| todesu | Output Data Enable Setup (w.r.t. IOCLK Pad) | 2.0 |  | 2.4 |  | ns |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |
| $t_{\text {DHS }}$ | Data to Pad, High Slew |  | 7.5 |  | 8.9 | ns |
| $t_{\text {DLS }}$ | Data to Pad, Low Slew |  | 11.9 |  | 14.0 | ns |
| $\mathrm{t}_{\text {ENZHS }}$ | Enable to Pad, Z to H/L, High Slew |  | 6.0 |  | 7.0 | ns |
| $\mathrm{t}_{\text {ENZLS }}$ | Enable to Pad, Z to H/L, Low Slew |  | 10.9 |  | 12.8 | ns |
| $\mathrm{t}_{\text {ENHSZ }}$ | Enable to Pad, H/L to Z, High Slew |  | 9.9 |  | 11.6 | ns |
| $\mathrm{t}_{\text {ENLSZ }}$ | Enable to Pad, H/L to Z, Low Slew |  | 9.9 |  | 11.6 | ns |
| $\mathrm{t}_{\text {CKHS }}$ | IOCLK Pad to Pad H/L, High Slew |  | 10.5 |  | 11.6 | ns |
| $\mathrm{t}_{\text {CKLS }}$ | IOCLK Pad to Pad H/L, Low Slew |  | 15.7 |  | 17.4 | ns |
| $\mathrm{d}_{\text {TLHHS }}$ | Delta Low to High, High Slew |  | 0.04 |  | 0.04 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {TLHLS }}$ | Delta Low to High, Low Slew |  | 0.07 |  | 0.08 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THLHS }}$ | Delta High to Low, High Slew |  | 0.05 |  | 0.06 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THLLS }}$ | Delta High to Low, Low Slew |  | 0.07 |  | 0.08 | $\mathrm{ns} / \mathrm{pF}$ |

Note:

1. Delays based on 35 pF loading.

## A1425A Timing Characteristics (continued)

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | '-1' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Units |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DHS }}$ $\mathrm{t}_{\text {DLS }}$ $\mathrm{t}_{\text {ENZHS }}$ $\mathrm{t}_{\text {ENZLS }}$ $\mathrm{t}_{\text {ENHSZ }}$ $\mathrm{t}_{\text {ENLSZ }}$ $\mathrm{t}_{\text {CKHS }}$ $\mathrm{t}_{\text {CKLS }}$ $\mathrm{d}_{\text {TLHHS }}$ $\mathrm{d}_{\text {TLHLS }}$ $\mathrm{d}_{\text {THLHS }}$ $\mathrm{d}_{\text {THLLS }}$ | Data to Pad, High Slew <br> Data to Pad, Low Slew <br> Enable to Pad, Z to H/L, High Slew Enable to Pad, Z to $\mathrm{H} / \mathrm{L}$, Low Slew Enable to Pad, H/L to Z, High Slew Enable to Pad, H/L to Z, Low Slew IOCLK Pad to Pad H/L, High Slew IOCLK Pad to Pad H/L, Low Slew Delta Low to High, High Slew Delta Low to High, Low Slew Delta High to Low, High Slew Delta High to Low, Low Slew |  | $\begin{gathered} \hline 9.2 \\ 17.3 \\ 7.7 \\ 13.1 \\ 9.9 \\ 10.5 \\ 12.5 \\ 18.1 \\ 0.06 \\ 0.11 \\ 0.04 \\ 0.05 \end{gathered}$ |  | 10.8 20.3 9.1 15.5 11.6 11.6 13.7 20.1 0.07 0.13 0.05 0.06 | ns ns ns ns ns ns ns ns $\mathrm{ns} / \mathrm{pF}$ $\mathrm{ns} / \mathrm{pF}$ $\mathrm{ns} / \mathrm{pF}$ $\mathrm{ns} / \mathrm{pF}$ |
| Dedicated (Hard-Wired) I/O Clock Network |  |  |  |  |  |  |
| $t_{\text {IOCKH }}$ <br> tIOPWH <br> $t_{\text {IOPWL }}$ <br> tIOSAPW <br> tIOCKSW <br> $\mathrm{t}_{\mathrm{IOP}}$ <br> fiomax | Input Low to High <br> (Pad to I/O Module Input) <br> Minimum Pulse Width High <br> Minimum Pulse Width Low <br> Minimum Asynchronous Pulse Width <br> Maximum Skew <br> Minimum Period <br> Maximum Frequency | $\begin{gathered} 3.9 \\ 3.9 \\ 3.9 \\ 7.9 \end{gathered}$ | 3.0 <br> 0.5 <br> 125 | $\begin{gathered} 4.4 \\ 4.4 \\ 4.4 \\ 9.3 \end{gathered}$ | 3.5 <br> 0.5 <br> 100 | ns <br> ns ns ns ns ns MHz |
| Dedicated (Hard-Wired) Array Clock Network |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{HCKH}}$ <br> $t_{\text {HCKL }}$ <br> $\mathrm{t}_{\text {HPWH }}$ <br> thPWL <br> thCKSW <br> $t_{H P}$ <br> $\mathrm{f}_{\mathrm{HMAX}}$ | Input Low to High <br> (Pad to S-Module Input) Input High to Low <br> (Pad to S-Module Input) <br> Minimum Pulse Width High <br> Minimum Pulse Width Low <br> Maximum Skew <br> Minimum Period <br> Maximum Frequency | 3.9 3.9 7.9 | 4.6 <br> 4.6 <br> 0.4 <br> 125 | $\begin{aligned} & 4.4 \\ & 4.4 \\ & 9.3 \end{aligned}$ | 5.3 <br> 5.3 <br> 0.4 <br> 100 | ns <br> ns ns ns ns ns MHz |

Notes:

1. Delays based on 35 pF loading.
2. SSO information can be found in the Simultaneously Switching Output Limits for Actel FPGAs application note at http://www.actel.com/appnotes.

A1425A Timing Characteristics (continued)
(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | '-1' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Units |
| Routed Array Clock Networks |  |  |  |  |  |  |
| $t_{\text {RCKH }}$ <br> $t_{\text {RCKL }}$ <br> $t_{\text {RPWH }}$ <br> $t_{\text {RPWL }}$ <br> trCKSW <br> $t_{R P}$ <br> $\mathrm{f}_{\text {RMAX }}$ | Input Low to High (FO=64) Input High to Low ( $\mathrm{FO}=64$ ) <br> Min. Pulse Width High (FO=64) <br> Min. Pulse Width Low (FO=64) <br> Maximum Skew ( $\mathrm{FO}=128$ ) <br> Minimum Period (FO=64) <br> Maximum Frequency (FO=64) | $\begin{array}{r} 4.9 \\ 4.9 \\ 10.1 \end{array}$ | 5.5 <br> 6.0 <br> 1.1 <br> 100 | $\begin{aligned} & 5.7 \\ & 5.7 \\ & \\ & 11.6 \end{aligned}$ | 6.4 <br> 7.0 <br> 1.2 <br> 85 | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> MHz |
| Clock-to-Clock Skews |  |  |  |  |  |  |
| tIOHCKSW <br> tiorcksw <br> thrcksw | I/O Clock to H-Clock Skew I/O Clock to R-Clock Skew <br> H-Clock to R-Clock Skew $\begin{aligned} & (\mathrm{FO}=64) \\ & (\mathrm{FO}=50 \% \text { max. }) \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \\ & 0.0 \\ & 0.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \\ & 1.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \\ & 0.0 \\ & 0.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \\ & 1.0 \\ & 3.0 \end{aligned}$ | ns ns ns ns |

A1460A Timing Characteristics
(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | ' -1 ' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min | Max. | Units |
| Logic Module Propagation Delays ${ }^{1}$ |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PD}} \\ & \mathrm{t}_{\mathrm{CO}} \\ & \mathrm{t}_{\mathrm{CLR}} \end{aligned}$ | Internal Array Module <br> Sequential Clock to Q <br> Asynchronous Clear to Q |  | $\begin{aligned} & \hline 3.0 \\ & 3.0 \\ & 3.0 \end{aligned}$ |  | $\begin{aligned} & 3.5 \\ & 3.5 \\ & 3.5 \end{aligned}$ | ns ns ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RD} 1}$ <br> $t_{\text {RD2 }}$ <br> $\mathrm{t}_{\mathrm{RD} 3}$ <br> $\mathrm{t}_{\mathrm{RD} 4}$ <br> $\mathrm{t}_{\mathrm{RD}}$ | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  | $\begin{aligned} & 1.3 \\ & 1.9 \\ & 2.1 \\ & 2.6 \\ & 4.2 \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 2.1 \\ & 2.5 \\ & 2.9 \\ & 4.9 \end{aligned}$ | ns ns ns ns ns |
| Logic Module Sequential Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SUD }}$ <br> $t_{H D}$ <br> tsuena <br> $t_{\text {HENA }}$ <br> twasyn <br> twCLKA <br> $t_{A}$ <br> $\mathrm{f}_{\text {MAX }}$ | Flip-Flop (Latch) Data Input Setup <br> Flip-Flop (Latch) Data Input Hold <br> Flip-Flop (Latch) Enable Setup <br> Flip-Flop (Latch) Enable Hold <br> Asynchronous Pulse Width <br> Flip-Flop Clock Pulse Width <br> Flip-Flop Clock Input Period <br> Flip-Flop Clock Frequency | $\begin{aligned} & 0.9 \\ & 0.0 \\ & 0.9 \\ & 0.0 \\ & 4.8 \\ & 4.8 \\ & 9.9 \end{aligned}$ | $100$ | $\begin{gathered} \hline 1.0 \\ 0.0 \\ 1.0 \\ 0.0 \\ 5.6 \\ 5.6 \\ 11.6 \end{gathered}$ | $85$ | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> MHz |
| Input Module Propagation Delays |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{INY}}$ <br> tICKY <br> $t_{\text {OCKY }}$ <br> ticLRY <br> toclRy | Input Data Pad to Y Input Reg IOCLK Pad to $Y$ Output Reg IOCLK Pad to $Y$ Input Asynchronous Clear to Y Output Asynchronous Clear to Y |  | $\begin{aligned} & 4.2 \\ & 7.0 \\ & 7.0 \\ & 7.0 \\ & 7.0 \end{aligned}$ |  | $\begin{aligned} & 4.9 \\ & 8.2 \\ & 8.2 \\ & 8.2 \\ & 8.2 \end{aligned}$ | ns ns ns ns ns |
| Input Module Predicted Routing Delays ${ }^{\text {2, }} 3$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {IRD1 }}$ <br> tIRD2 <br> tIRD3 <br> tIRD4 <br> tIRD8 | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  | $\begin{aligned} & 1.3 \\ & 1.9 \\ & 2.1 \\ & 2.6 \\ & 4.2 \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 2.1 \\ & 2.5 \\ & 2.9 \\ & 4.9 \end{aligned}$ | ns ns ns ns ns |

## Notes:

1. For dual-module macros, use $t_{P D}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Optimization techniques may further reduce delays by 0 to 4 ns .

## A1460A Timing Characteristics (continued)

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | '-1' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Units |
| I/O Module Sequential Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{INH}}$ | Input F-F Data Hold (w.r.t. IOCLK Pad) | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {INSU }}$ | Input F-F Data Setup (w.r.t. IOCLK Pad) | 2.1 |  | 2.4 |  | ns |
| $t_{\text {IDEH }}$ | Input Data Enable Hold (w.r.t. IOCLK Pad) | 0.0 |  | 0.0 |  | ns |
| tidesu | Input Data Enable Setup (w.r.t. IOCLK Pad) | 8.7 |  | 10.0 |  | ns |
| $\mathrm{t}_{\text {OUTH }}$ | Output F-F Data Hold (w.r.t. IOCLK Pad) | 1.1 |  | 1.2 |  | ns |
| toutsu | Output F-F Data Setup (w.r.t. IOCLK Pad) | 1.1 |  | 1.2 |  | ns |
| $t_{\text {ODEH }}$ | Output Data Enable Hold (w.r.t. IOCLK Pad) | 0.5 |  | 0.6 |  | ns |
| $\mathrm{t}_{\text {ODESU }}$ | Output Data Enable Setup (w.r.t. IOCLK Pad) | 2.0 |  | 2.4 |  | ns |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DHS }}$ | Data to Pad, High Slew |  | 7.5 |  | 8.9 | ns |
| $t_{\text {DLS }}$ | Data to Pad, Low Slew |  | 11.9 |  | 14.0 | ns |
| $\mathrm{t}_{\text {ENZHS }}$ | Enable to Pad, Z to H/L, High Slew |  | 6.0 |  | 7.0 | ns |
| $\mathrm{t}_{\text {ENZLS }}$ | Enable to Pad, Z to H/L, Low Slew |  | 10.9 |  | 12.8 | ns |
| $\mathrm{t}_{\text {ENHSZ }}$ | Enable to Pad, H/L to Z, High Slew |  | 11.5 |  | 13.5 | ns |
| $\mathrm{t}_{\text {ENLSZ }}$ | Enable to Pad, H/L to Z, Low Slew |  | 10.9 |  | 12.8 | ns |
| $\mathrm{t}_{\text {CKHS }}$ | IOCLK Pad to Pad H/L, High Slew |  | 11.6 |  | 13.4 | ns |
| $\mathrm{t}_{\text {CKLS }}$ | IOCLK Pad to Pad H/L, Low Slew |  | 17.8 |  | 19.8 | ns |
| $\mathrm{d}_{\text {TLHHS }}$ | Delta Low to High, High Slew |  | 0.04 |  | 0.04 | ns/pF |
| $\mathrm{d}_{\text {TLHLS }}$ | Delta Low to High, Low Slew |  | 0.07 |  | 0.08 | ns/pF |
| $\mathrm{d}_{\text {THLHS }}$ | Delta High to Low, High Slew |  | 0.05 |  | 0.06 | ns/pF |
| $\mathrm{d}_{\text {THLLS }}$ | Delta High to Low, Low Slew |  | 0.07 |  | 0.08 | ns/pF |

1. Delays based on 35 pF loading.

A1460A Timing Characteristics (continued)
(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \& \& \& \& \& \& \\
\hline Parameter \& Description \& Min. \& Max. \& Min. \& Max. \& Units \\
\hline \multicolumn{2}{|l|}{CMOS Output Module Timing \({ }^{1}\)} \& \& \& \& \& \\
\hline \[
\begin{aligned}
\& \hline \mathrm{t}_{\text {DHS }} \\
\& \mathrm{t}_{\text {DLS }} \\
\& \mathrm{t}_{\text {ENZHS }} \\
\& \mathrm{t}_{\text {ENZLS }} \\
\& \mathrm{t}_{\text {ENHSZ }} \\
\& \mathrm{t}_{\text {ENLSZ }} \\
\& \mathrm{t}_{\text {CKHS }} \\
\& \mathrm{t}_{\text {CKLS }} \\
\& \mathrm{d}_{\text {TLHHS }} \\
\& \mathrm{d}_{\text {TLHLS }} \\
\& \mathrm{d}_{\text {THLHS }} \\
\& \mathrm{d}_{\text {THLLS }} \\
\& \hline
\end{aligned}
\] \& \begin{tabular}{l}
Data to Pad, High Slew \\
Data to Pad, Low Slew \\
Enable to Pad, Z to H/L, High Slew \\
Enable to Pad, Z to H/L, Low Slew \\
Enable to Pad, H/L to Z, High Slew \\
Enable to Pad, H/L to Z, Low Slew \\
IOCLK Pad to Pad H/L, High Slew IOCLK Pad to Pad H/L, Low Slew Delta Low to High, High Slew Delta Low to High, Low Slew Delta High to Low, High Slew Delta High to Low, Low Slew
\end{tabular} \& \& 9.2
17.3
7.7
13.1
10.9
10.9
14.1
20.2
0.06
0.11
0.04
0.05 \& \& 10.8
20.3
9.1
15.5
12.8
12.8
16.0
22.4
0.07
0.13
0.05
0.06 \& ns
ns
ns
ns
\(n s\)
\(n s\)
\(n s\)
\(n s\)
\(n s / p F\)
\(n s / p F\)
\(n s / p F\)
\(n s / p F\) \\
\hline \multicolumn{2}{|l|}{Dedicated (Hard-Wired) I/O Clock Network} \& \& \& \& \& \\
\hline \begin{tabular}{l}
\(\mathrm{t}_{\text {IOCKH }}\) \\
\(\mathrm{t}_{\text {IOPWH }}\) \\
tIOPWL \\
tIOSAPW \\
tIOCKSW \\
\(\mathrm{t}_{\mathrm{IOP}}\) \\
fiomax
\end{tabular} \& \begin{tabular}{l}
Input Low to High \\
(Pad to I/O Module Input) \\
Minimum Pulse Width High \\
Minimum Pulse Width Low \\
Minimum Asynchronous Pulse Width \\
Maximum Skew \\
Minimum Period \\
Maximum Frequency
\end{tabular} \& \[
\begin{gathered}
4.8 \\
4.8 \\
3.9 \\
9.9
\end{gathered}
\] \& \begin{tabular}{l}
3.5 \\
0.9 \\
100
\end{tabular} \& \begin{tabular}{l}
5.7 \\
5.7 \\
4.4 \\
11.6
\end{tabular} \& \begin{tabular}{l}
4.1 \\
1.0 \\
85
\end{tabular} \& \begin{tabular}{l}
ns \\
ns \\
ns \\
ns \\
ns \\
ns \\
MHz
\end{tabular} \\
\hline \multicolumn{2}{|l|}{Dedicated (Hard-Wired) Array Clock Network} \& \& \& \& \& \\
\hline \begin{tabular}{l}
\(t_{\text {HCKH }}\) \\
\({ }^{\text {thCKL }}\) \\
\(\mathrm{t}_{\mathrm{HPW}}\) \\
\(t_{\text {HPWL }}\) \\
thCKSW \\
\(t_{H P}\) \\
\(\mathrm{f}_{\text {HMAX }}\)
\end{tabular} \& \begin{tabular}{l}
Input Low to High \\
(Pad to S-Module Input) \\
Input High to Low \\
(Pad to S-Module Input) \\
Minimum Pulse Width High \\
Minimum Pulse Width Low \\
Maximum Skew \\
Minimum Period \\
Maximum Frequency
\end{tabular} \& 4.8
4.8

9.9 \& 5.5
5.5

0.9

100 \& $$
\begin{aligned}
& 5.7 \\
& 5.7 \\
& \\
& 11.6
\end{aligned}
$$ \& 6.4

6.4

1.0

85 \& | ns |
| :--- |
| ns |
| ns |
| ns |
| ns |
| ns |
| MHz | <br>

\hline
\end{tabular}

Notes:

1. Delays based on 35 pF loading.
2. SSO information can be found in the Simultaneously Switching Output Limits for Actel FPGAs application note at http://www.actel.com/appnotes.

A1460A Timing Characteristics (continued)
(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | ' -1 ' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Units |
| Routed Array Clock Networks |  |  |  |  |  |  |
| $t_{\text {RCKH }}$ <br> $t_{\text {RCKL }}$ <br> $t_{\text {RPWH }}$ <br> $t_{\text {RPWL }}$ <br> trCKSW <br> $t_{R P}$ <br> $\mathrm{f}_{\text {RMAX }}$ | Input Low to High ( $\mathrm{FO}=256$ ) Input High to Low ( $\mathrm{FO}=256$ ) <br> Min. Pulse Width High (FO=256) <br> Min. Pulse Width Low (FO=256) <br> Maximum Skew ( $\mathrm{FO}=128$ ) <br> Minimum Period ( $\mathrm{FO}=256$ ) <br> Maximum Frequency ( $\mathrm{FO}=256$ ) | $\begin{array}{r} 6.3 \\ 6.3 \\ 12.9 \end{array}$ | $\begin{aligned} & 9.0 \\ & 9.0 \\ & 1.9 \\ & 75 \end{aligned}$ | $\begin{array}{r} 7.1 \\ 7.1 \\ \\ 14.5 \end{array}$ | 10.5 <br> 10.5 <br> 2.1 <br> 65 |  |
| Clock-to-Clock Skews |  |  |  |  |  |  |
| tIOHCKSW <br> tiorcksw <br> thrcksw | I/O Clock to H-Clock Skew I/O Clock to R-Clock Skew <br> H-Clock to R-Clock Skew $\begin{aligned} & (\mathrm{FO}=64) \\ & (\mathrm{FO}=50 \% \text { max. }) \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \\ & 0.0 \\ & 0.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 5.0 \\ & 1.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \\ & 0.0 \\ & 0.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 5.0 \\ & 1.0 \\ & 3.0 \end{aligned}$ | ns ns ns ns |

## A14100A Timing Characteristics

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | ' -1 ' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min | Max. | Units |
| Logic Module Propagation Delays ${ }^{1}$ |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PD}} \\ & \mathrm{t}_{\mathrm{CO}} \\ & \mathrm{t}_{\mathrm{CLR}} \end{aligned}$ | Internal Array Module <br> Sequential Clock to Q <br> Asynchronous Clear to Q |  | $\begin{aligned} & \hline 3.0 \\ & 3.0 \\ & 3.0 \end{aligned}$ |  | $\begin{aligned} & 3.5 \\ & 3.5 \\ & 3.5 \end{aligned}$ | ns ns ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RD} 1}$ <br> $t_{\text {RD2 }}$ <br> $\mathrm{t}_{\mathrm{RD} 3}$ <br> $\mathrm{t}_{\mathrm{RD} 4}$ <br> $\mathrm{t}_{\mathrm{RD}}$ | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  | $\begin{aligned} & 1.3 \\ & 1.9 \\ & 2.1 \\ & 2.6 \\ & 4.2 \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 2.1 \\ & 2.5 \\ & 2.9 \\ & 4.9 \end{aligned}$ | ns ns ns ns ns |
| Logic Module Sequential Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SUD }}$ <br> $t_{H D}$ <br> tsuena <br> $t_{\text {HENA }}$ <br> twasyn <br> twCLKA <br> $t_{A}$ <br> $\mathrm{f}_{\text {MAX }}$ | Flip-Flop (Latch) Data Input Setup <br> Flip-Flop (Latch) Data Input Hold <br> Flip-Flop (Latch) Enable Setup <br> Flip-Flop (Latch) Enable Hold <br> Asynchronous Pulse Width <br> Flip-Flop Clock Pulse Width <br> Flip-Flop Clock Input Period <br> Flip-Flop Clock Frequency | $\begin{aligned} & 1.0 \\ & 0.6 \\ & 1.0 \\ & 0.6 \\ & 4.8 \\ & 4.8 \\ & 9.9 \end{aligned}$ | $100$ | $\begin{aligned} & \hline 1.0 \\ & 0.6 \\ & 1.0 \\ & 0.6 \\ & 5.6 \\ & 5.6 \end{aligned}$ $11.6$ | $85$ | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> MHz |
| Input Module Propagation Delays |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{INY}}$ <br> tICKY <br> $t_{\text {OCKY }}$ <br> ticLRY <br> toclRy | Input Data Pad to Y Input Reg IOCLK Pad to $Y$ Output Reg IOCLK Pad to $Y$ Input Asynchronous Clear to Y Output Asynchronous Clear to Y |  | $\begin{aligned} & 4.2 \\ & 7.0 \\ & 7.0 \\ & 7.0 \\ & 7.0 \end{aligned}$ |  | $\begin{aligned} & 4.9 \\ & 8.2 \\ & 8.2 \\ & 8.2 \\ & 8.2 \end{aligned}$ | ns ns ns ns ns |
| Input Module Predicted Routing Delays ${ }^{\text {2, }} 3$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {IRD1 }}$ <br> tIRD2 <br> tIRD3 <br> tIRD4 <br> tIRD8 | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  | $\begin{aligned} & 1.3 \\ & 1.9 \\ & 2.1 \\ & 2.6 \\ & 4.2 \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 2.1 \\ & 2.5 \\ & 2.9 \\ & 4.9 \end{aligned}$ | ns ns ns ns ns |

## Notes:

1. For dual-module macros, use $t_{P D}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Optimization techniques may further reduce delays by 0 to 4 ns .

A14100A Timing Characteristics (continued)
(Worst-Case Military Conditions, $V_{c c}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )


## A14100A Timing Characteristics (continued)

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \& \& \& \& \& \& \\
\hline Parameter \& Description \& Min. \& Max. \& Min. \& Max. \& Units \\
\hline \multicolumn{2}{|l|}{CMOS Output Module Timing \({ }^{1}\)} \& \& \& \& \& \\
\hline \[
\begin{aligned}
\& \mathrm{t}_{\mathrm{DHS}} \\
\& \mathrm{t}_{\mathrm{DLS}} \\
\& \mathrm{t}_{\text {ENZHS }} \\
\& \mathrm{t}_{\text {ENZLS }} \\
\& \mathrm{t}_{\text {ENHSZ }} \\
\& \mathrm{t}_{\text {ENLSZ }} \\
\& \mathrm{t}_{\text {CKHS }} \\
\& \mathrm{t}_{\text {CKLS }} \\
\& \mathrm{d}_{\text {TLHHS }} \\
\& \mathrm{d}_{\text {TLHLS }} \\
\& \mathrm{d}_{\text {THLHS }} \\
\& \mathrm{d}_{\text {THLLS }}
\end{aligned}
\] \& \begin{tabular}{l}
Data to Pad, High Slew \\
Data to Pad, Low Slew \\
Enable to Pad, Z to H/L, High Slew Enable to Pad, Z to H/L, Low Slew Enable to Pad, H/L to Z, High Slew Enable to Pad, H/L to Z, Low Slew IOCLK Pad to Pad H/L, High Slew IOCLK Pad to Pad H/L, Low Slew Delta Low to High, High Slew Delta Low to High, Low Slew Delta High to Low, High Slew Delta High to Low, Low Slew
\end{tabular} \& \& \[
\begin{gathered}
\hline 9.2 \\
17.3 \\
7.7 \\
13.1 \\
11.6 \\
10.9 \\
14.4 \\
20.2 \\
0.06 \\
0.11 \\
0.04 \\
0.05
\end{gathered}
\] \& \& \[
\begin{gathered}
10.8 \\
20.3 \\
9.1 \\
15.5 \\
14.0 \\
12.8 \\
16.0 \\
22.4 \\
0.07 \\
0.13 \\
0.05 \\
0.06
\end{gathered}
\] \&  \\
\hline \multicolumn{2}{|l|}{Dedicated (Hard-Wired) I/O Clock Network} \& \& \& \& \& \\
\hline \begin{tabular}{l}
\(\mathrm{t}_{\text {IOCKH }}\) \\
\(\mathrm{t}_{\text {IOPWH }}\) \\
tIOPWL \\
tIOSAPW \\
tIOCKSW \\
\(\mathrm{t}_{\mathrm{IOP}}\) \\
\(f_{\text {IOMAX }}\)
\end{tabular} \& \begin{tabular}{l}
Input Low to High \\
(Pad to I/O Module Input) \\
Minimum Pulse Width High \\
Minimum Pulse Width Low \\
Minimum Asynchronous Pulse Width \\
Maximum Skew \\
Minimum Period \\
Maximum Frequency
\end{tabular} \& \[
\begin{aligned}
\& 4.8 \\
\& 4.8 \\
\& 3.9 \\
\& 9.9
\end{aligned}
\] \& \begin{tabular}{l}
3.5 \\
0.9 \\
100
\end{tabular} \& \begin{tabular}{l}
5.7 \\
5.7 \\
4.4 \\
11.6
\end{tabular} \& \begin{tabular}{l}
4.1 \\
1.0 \\
85
\end{tabular} \& \begin{tabular}{l}
ns \\
ns ns ns ns ns MHz
\end{tabular} \\
\hline \multicolumn{2}{|l|}{Dedicated (Hard-Wired) Array Clock Network} \& \& \& \& \& \\
\hline \begin{tabular}{l}
thCKH \\
\(\mathrm{t}_{\mathrm{HCKL}}\) \\
thPWh \\
\(\mathrm{t}_{\text {HPWL }}\) \\
thCKSW \\
\(\mathrm{t}_{\mathrm{HP}}\) \\
\(f_{\text {HMAX }}\)
\end{tabular} \& \begin{tabular}{l}
Input Low to High \\
(Pad to S-Module Input) \\
Input High to Low \\
(Pad to S-Module Input) \\
Minimum Pulse Width High \\
Minimum Pulse Width Low \\
Maximum Skew \\
Minimum Period \\
Maximum Frequency
\end{tabular} \& 4.8
4.8

9.9 \& | 5.5 |
| :--- |
| 5.5 |
| 0.9 |
| 100 | \& \[

$$
\begin{aligned}
& 5.7 \\
& 5.7 \\
& 11.6
\end{aligned}
$$
\] \& 6.4

6.4

1.0

85 \& | ns |
| :--- |
| ns ns ns ns ns MHz | <br>

\hline
\end{tabular}

Notes:

1. Delays based on 35 pF loading.
2. SSO information can be found in the Simultaneously Switching Output Limits for Actel FPGAs application note at http://www.actel.com/appnotes.

A14100A Timing Characteristics (continued)
(Worst-Case Military Conditions, $\mathbf{V}_{\text {cc }}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | ' -1 ' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Units |
| Routed Array Clock Networks |  |  |  |  |  |  |
| $t_{\text {RCKH }}$ <br> $t_{\text {RCKL }}$ <br> $t_{\text {RPWH }}$ <br> $t_{\text {RPWL }}$ <br> trCKSW <br> $t_{R P}$ <br> $\mathrm{f}_{\text {RMAX }}$ | Input Low to High ( $\mathrm{FO}=256$ ) Input High to Low ( $\mathrm{FO}=256$ ) <br> Min. Pulse Width High (FO=256) <br> Min. Pulse Width Low (FO=256) <br> Maximum Skew ( $\mathrm{FO}=128$ ) <br> Minimum Period ( $\mathrm{FO}=256$ ) <br> Maximum Frequency ( $\mathrm{FO}=256$ ) | $\begin{array}{r} 6.3 \\ 6.3 \\ 12.9 \end{array}$ | $\begin{aligned} & 9.0 \\ & 9.0 \\ & 1.9 \\ & 75 \end{aligned}$ | $\begin{array}{r} 7.1 \\ 7.1 \\ \\ 14.5 \end{array}$ | 10.5 <br> 10.5 <br> 2.1 <br> 65 |  |
| Clock-to-Clock Skews |  |  |  |  |  |  |
| tIOHCKSW <br> tiorcksw <br> thrcksw | I/O Clock to H-Clock Skew I/O Clock to R-Clock Skew <br> H-Clock to R-Clock Skew $\begin{aligned} & (\mathrm{FO}=64) \\ & (\mathrm{FO}=50 \% \text { max. }) \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \\ & 0.0 \\ & 0.0 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 5.0 \\ & 1.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \\ & 0.0 \\ & 0.0 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 5.0 \\ & 1.0 \\ & 3.0 \end{aligned}$ | ns ns ns |

## A32100DX Timing Characteristics

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )


Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A32100DX Timing Characteristics (continued)
(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{4 . 5 V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathbf{C}$ )

|  |  | '-1' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Units |
| Synchronous SRAM Operations |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 8.8 |  | 11.8 |  | ns |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 8.8 |  | 11.8 |  | ns |
| $\mathrm{t}_{\text {RCKHL }}$ | Clock High/Low Time | 4.4 |  | 5.9 |  | ns |
| $\mathrm{t}_{\text {Rco }}$ | Data Valid After Clock High/Low |  | 4.4 |  | 5.9 | ns |
| $\mathrm{t}_{\text {ADSU }}$ | Address/Data Setup Time | 2.1 |  | 2.8 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | Address/Data Hold Time | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {Rensu }}$ | Read Enable Setup | 0.8 |  | 1.1 |  | ns |
| $t_{\text {RENH }}$ | Read Enable Hold | 4.4 |  | 5.9 |  | ns |
| $\mathrm{t}_{\text {WENSU }}$ | Write Enable Setup | 3.5 |  | 4.7 |  | ns |
| twenh | Write Enable Hold | 0.0 |  | 0.0 |  | ns |
| $t_{\text {bens }}$ | Block Enable Setup | 3.6 |  | 4.8 |  | ns |
| t ${ }_{\text {beNH }}$ | Block Enable Hold | 0.0 |  | 0.0 |  | ns |
| Asynchronous SRAM Operations |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RPD }}$ | Asynchronous Access Time |  | 10.6 |  | 14.1 | ns |
| $\mathrm{t}_{\text {RDADV }}$ | Read Address Valid | 11.5 |  | 15.3 |  | ns |
| $t_{\text {ADSU }}$ | Address/Data Setup Time | 2.1 |  | 2.8 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | Address/Data Hold Time | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {Rensua }}$ | Read Enable Setup to Address Valid | 0.8 |  | 1.1 |  | ns |
| $t_{\text {RENHA }}$ | Read Enable Hold | 4.4 |  | 5.9 |  | ns |
| twensu | Write Enable Setup | 3.5 |  | 4.7 |  | ns |
| twenh | Write Enable Hold | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\mathrm{DOH}}$ | Data Out Hold Time |  | 1.6 |  | 2.1 | ns |

## A32100DX Timing Characteristics (continued) <br> (Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  |  | ' -1 ' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Min. | Max. | Units |
| Input Module Propagation Delays |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{INPY}}$ <br> tingo <br> $t_{\text {INH }}$ <br> $\mathrm{t}_{\mathrm{INSU}}$ <br> tILA | Input Data Pad to $Y$ <br> Input Latch Gate-to-Output <br> Input Latch Hold <br> Input Latch Setup <br> Latch Active Pulse Width |  | $\begin{aligned} & 0.0 \\ & 0.7 \\ & 6.1 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.9 \\ & 8.1 \end{aligned}$ | $\begin{aligned} & 2.6 \\ & 5.3 \end{aligned}$ | ns ns ns ns ns |
| Input Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {IRD1 }}$ <br> $\mathrm{t}_{\mathrm{IRD} 2}$ <br> tIRD3 <br> $\mathrm{t}_{\text {IRD4 }}$ <br> tIRD8 | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  |  | $\begin{aligned} & 2.2 \\ & 2.8 \\ & 3.5 \\ & 3.5 \\ & 5.6 \end{aligned}$ |  | $\begin{aligned} & 2.9 \\ & 3.8 \\ & 4.7 \\ & 4.7 \\ & 7.5 \end{aligned}$ | ns ns ns ns ns |
| Global Clock Network |  |  |  |  |  |  |  |
| $t_{\text {CKH }}$ | Input Low to High | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 6.5 \\ & 7.9 \end{aligned}$ |  | $\begin{gathered} \hline 8.7 \\ 10.6 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| ${ }^{\text {chKL }}$ | Input High to Low | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 6.6 \\ & 8.8 \end{aligned}$ |  | $\begin{gathered} 8.8 \\ 11.8 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {PWH }}$ | Minimum Pulse Width High | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 4.6 \end{aligned}$ |  | $\begin{aligned} & 5.5 \\ & 6.1 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{\text {PWL }}$ | Minimum Pulse Width Low | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 4.6 \end{aligned}$ |  | $\begin{aligned} & 5.5 \\ & 6.1 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {CKSW }}$ | Maximum Skew | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 1.8 \\ & 1.8 \end{aligned}$ |  | $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {SUEXT }}$ | Input Latch External Setup | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {HEXT }}$ | Input Latch External Hold | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.8 \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 5.1 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{P}$ | Minimum Period (1/fmax) | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 7.1 \\ & 7.9 \end{aligned}$ |  | $\begin{gathered} 9.5 \\ 10.5 \end{gathered}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{f}_{\text {HMAX }}$ | Maximum Datapath Frequency | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 140 \\ & 126 \end{aligned}$ |  | $\begin{gathered} 105 \\ 95 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |

## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment. Optimization techniques may further reduce delays by 0 to 4 ns .

## A32100DX Timing Characteristics (continued)

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \& \& \& \& \& \& \\
\hline Parameter \& Description \& Min. \& Max. \& Min. \& Max. \& Units \\
\hline \multicolumn{2}{|l|}{TTL Output Module Timing \({ }^{1}\)} \& \& \& \& \& \\
\hline \begin{tabular}{l}
\(t_{\text {DLH }}\) \\
\(t_{\text {DHL }}\) \\
\(t_{\text {ENZH }}\) \\
\(t_{\text {ENZL }}\) \\
tenhz \\
tenlz \\
\(t_{G L H}\) \\
\(\mathrm{t}_{\mathrm{GHL}}\) \\
tLSU \\
\(t_{\text {LH }}\) \\
tLCO \\
\(\mathrm{t}_{\mathrm{ACO}}\) \\
\(\mathrm{d}_{\mathrm{TLH}}\) \\
\(\mathrm{d}_{\mathrm{THL}}\) \\
twDo
\end{tabular} \& \begin{tabular}{l}
Data to Pad High \\
Data to Pad Low \\
Enable Pad Z to High \\
Enable Pad \(Z\) to Low \\
Enable Pad High to \(Z\) \\
Enable Pad Low to Z \\
G to Pad High \\
G to Pad Low \\
I/O Latch Output Setup \\
I/O Latch Output Hold \\
I/O Latch Clock-Out (Pad-to-Pad) 32 I/O \\
Array Latch Clock-Out (Pad-to-Pad) 32 I/O \\
Capacitive Loading, Low to High \\
Capacitive Loading, High to Low \\
Hard-Wired Wide Decode Output
\end{tabular} \& 0.4
0.0 \& \[
\begin{gathered}
\hline 5.1 \\
6.3 \\
6.6 \\
7.1 \\
11.5 \\
11.5 \\
11.5 \\
12.4 \\
\\
\\
11.5 \\
16.3 \\
0.04 \\
0.06 \\
0.05
\end{gathered}
\] \& \[
\begin{aligned}
\& 0.5 \\
\& 0.0
\end{aligned}
\] \& 6.8
8.3
8.8
9.4
15.3
15.3
15.3
16.6

15.4
21.7
0.06
0.08
0.07 \& ns ns ns ns ns ns ns ns ns ns ns ns ns/pF ns/pF ns <br>
\hline \multicolumn{2}{|l|}{CMOS Output Module Timing ${ }^{1}$} \& \& \& \& \& <br>

\hline | $t_{\text {DLH }}$ |
| :--- |
| $t_{\text {DHL }}$ |
| $t_{\text {ENZH }}$ |
| $t_{\text {ENZL }}$ |
| tenhz |
| $t_{\text {ENLZ }}$ |
| $t_{G L H}$ |
| $t_{G H L}$ |
| tLSU |
| the |
| tLCO |
| $\mathrm{t}_{\mathrm{ACO}}$ |
| $\mathrm{d}_{\text {TLH }}$ |
| $\mathrm{d}_{\mathrm{THL}}$ |
| $t_{\text {wDO }}$ | \& | Data to Pad High |
| :--- |
| Data to Pad Low |
| Enable Pad Z to High |
| Enable Pad Z to Low |
| Enable Pad High to $Z$ |
| Enable Pad Low to $Z$ |
| G to Pad High |
| G to Pad Low |
| I/O Latch Setup |
| I/O Latch Hold |
| I/O Latch Clock-Out (Pad-to-Pad) 32 I/O |
| Array Latch Clock-Out (Pad-to-Pad) 32 I/O |
| Capacitive Loading, Low to High |
| Capacitive Loading, High to Low |
| Hard-Wired Wide Decode Output | \& 0.4

0.0 \& $$
\begin{gathered}
\hline 6.3 \\
5.1 \\
6.6 \\
7.1 \\
11.5 \\
11.5 \\
11.5 \\
12.4 \\
\\
\\
13.7 \\
19.2 \\
0.06 \\
0.05 \\
0.05
\end{gathered}
$$ \& 0.5

0.0 \& 8.3
6.8
8.8
9.4
15.3
15.3
15.3
16.6

18.2
25.6
0.08
0.07
0.07 \& ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
$n s$
$n s$
$n s / p F$
$n s / p F$
$n s$ <br>
\hline
\end{tabular}

## Notes:

1. Delays based on 35 pF loading.
2. SSO information can be found in the Simultaneously Switching Output Limits for Actel FPGAs application note at http://www.actel.com/appnotes.

## A32200DX Timing Characteristics

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  | '-1' Speed |  | 'Std' Speed |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter Description | Min. | Max. | Min. | Max. |  |
| Logic Module Combinatorial Functions |  |  |  |  |  |
| $t_{\text {PD }}$ Internal Array Module Delay <br> $t_{\text {PDD }}$ Internal Decode Module Delay |  | $\begin{aligned} & \hline 2.8 \\ & 3.4 \end{aligned}$ |  | $\begin{aligned} & \hline 3.8 \\ & 4.6 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Logic Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |
| $t_{\text {RD1 }}$ $F O=1$ Routing Delay <br> $t_{\text {RD2 }}$ $F O=2$ Routing Delay <br> $t_{\text {RD3 }}$ $F O=3$ Routing Delay <br> $t_{\text {RD4 }}$ $F O=4$ Routing Delay <br> $t_{\text {RD5 }}$ $F O=8$ Routing Delay <br> $t_{\text {RDD }}$ Decode-to-Output Routing Delay |  | $\begin{aligned} & 1.6 \\ & 2.3 \\ & 2.9 \\ & 3.5 \\ & 6.2 \\ & 0.8 \end{aligned}$ |  | $\begin{aligned} & 2.1 \\ & 3.1 \\ & 3.9 \\ & 4.7 \\ & 8.2 \\ & 1.1 \end{aligned}$ | ns ns ns ns ns ns |
| Logic Module Sequential Timing Characteristics |  |  |  |  |  |
| $\mathrm{t}_{\text {CO }}$ Flip-Flop Clock-to-Output <br> $\mathrm{t}_{\text {GO }}$ Latch Gate-to-Output <br> $\mathrm{t}_{\text {SU }}$ Flip-Flop (Latch) Setup Time <br> $\mathrm{t}_{\mathrm{H}}$ Flip-Flop (Latch) Hold Time <br> $\mathrm{t}_{\text {RO }}$ Flip-Flop (Latch) Reset to Output <br> $\mathrm{t}_{\text {SUENA }}$ Flip-Flop (Latch) Enable Setup <br> $\mathrm{t}_{\text {HENA }}$ Flip-Flop (Latch) Enable Hold <br> $\mathrm{t}_{\text {WCLKA }}$ Flip-Flop (Latch) Clock Active Pulse Width <br> $\mathrm{t}_{\text {WASYN }}$ Flip-Flop (Latch) Asynchronous Pulse Width | $\begin{aligned} & 0.5 \\ & 0.0 \\ & 0.9 \\ & 0.0 \\ & 4.3 \\ & 5.7 \end{aligned}$ | 3.2 <br> 2.8 <br> 3.2 | $\begin{aligned} & 0.6 \\ & 0.0 \\ & 1.2 \\ & 0.0 \\ & 5.8 \\ & 7.6 \end{aligned}$ | 4.2 $3.8$ <br> 4.2 | ns ns ns ns ns ns ns ns ns |

## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

## A32200DX Timing Characteristics (continued)

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{4 . 5 V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | '-1' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Units |
| Synchronous SRAM Operations |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 8.8 |  | 11.8 |  | ns |
| twc | Write Cycle Time | 8.8 |  | 11.8 |  | ns |
| $\mathrm{t}_{\text {RCKHL }}$ | Clock High/Low Time | 4.4 |  | 5.9 |  | ns |
| $\mathrm{t}_{\mathrm{RCO}}$ | Data Valid After Clock High/Low |  | 4.4 |  | 5.9 | ns |
| $\mathrm{t}_{\text {ADSU }}$ | Address/Data Setup Time | 2.1 |  | 2.8 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | Address/Data Hold Time | 0.0 |  | 0.0 |  | ns |
| $t_{\text {Rensu }}$ | Read Enable Setup | 0.8 |  | 1.1 |  | ns |
| $\mathrm{t}_{\text {RENH }}$ | Read Enable Hold | 4.4 |  | 5.9 |  | ns |
| twensu | Write Enable Setup | 3.5 |  | 4.7 |  | ns |
| $\mathrm{t}_{\text {WENH }}$ | Write Enable Hold | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {bens }}$ | Block Enable Setup | 3.6 |  | 4.8 |  | ns |
| $\mathrm{t}_{\text {BENH }}$ | Block Enable Hold | 0.0 |  | 0.0 |  | ns |
| Asynchronous SRAM Operations |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RPD }}$ | Asynchronous Access Time |  | 10.6 |  | 14.1 | ns |
| $t_{\text {RDADV }}$ | Read Address Valid | 11.5 |  | 15.3 |  | ns |
| $\mathrm{t}_{\text {ADSU }}$ | Address/Data Setup Time | 2.1 |  | 2.8 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | Address/Data Hold Time | 0.0 |  | 0.0 |  | ns |
| $t_{\text {Rensua }}$ | Read Enable Setup to Address Valid | 0.8 |  | 1.1 |  | ns |
| $t_{\text {renha }}$ | Read Enable Hold | 4.4 |  | 5.9 |  | ns |
| twensu | Write Enable Setup | 3.5 |  | 4.7 |  | ns |
| $\mathrm{t}_{\text {WENH }}$ | Write Enable Hold | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\mathrm{DOH}}$ | Data Out Hold Time |  | 1.6 |  | 2.1 | ns |

A32200DX Timing Characteristics (continued)
(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  |  | ' -1 ' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Min. | Max. | Units |
| Input Module Propagation Delays |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{INPY}}$ <br> $\mathrm{t}_{\mathrm{INGO}}$ <br> $t_{\text {INH }}$ <br> $\mathrm{t}_{\mathrm{INSU}}$ <br> $t_{\text {ILA }}$ | Input Data Pad to $Y$ <br> Input Latch Gate-to-Output <br> Input Latch Hold <br> Input Latch Setup <br> Latch Active Pulse Width |  | $\begin{aligned} & 0.0 \\ & 0.7 \\ & 6.1 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 4.6 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.9 \\ & 8.1 \end{aligned}$ | $\begin{aligned} & 2.6 \\ & 6.0 \end{aligned}$ | ns ns ns ns ns |
| Input Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |  |  |
| tIRD1 <br> $\mathrm{t}_{\mathrm{IRD} 2}$ <br> tIRD3 <br> $\mathrm{t}_{\text {IRD4 }}$ <br> tIRD5 | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  |  | $\begin{aligned} & 2.6 \\ & 3.4 \\ & 4.6 \\ & 5.4 \\ & 7.0 \end{aligned}$ |  | $\begin{aligned} & \hline 3.5 \\ & 4.6 \\ & 6.1 \\ & 7.2 \\ & 9.3 \end{aligned}$ | ns ns ns ns ns |
| Global Clock Network |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {CKH }}$ | Input Low to High | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & \hline 7.3 \\ & 8.5 \end{aligned}$ |  | $\begin{gathered} \hline 9.8 \\ 11.3 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{t}_{\text {CKL }}$ | Input High to Low | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 7.2 \\ & 9.3 \end{aligned}$ |  | $\begin{gathered} 9.6 \\ 12.5 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{t}_{\text {PWH }}$ | Minimum Pulse Width High | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 3.9 \end{aligned}$ |  | $\begin{aligned} & 4.3 \\ & 5.2 \end{aligned}$ |  | ns ns |
| $\mathrm{t}_{\text {PWL }}$ | Minimum Pulse Width Low | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 3.9 \end{aligned}$ |  | $\begin{aligned} & 4.3 \\ & 5.2 \end{aligned}$ |  | ns ns |
| $\mathrm{t}_{\text {CKSW }}$ | Maximum Skew | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 1.8 \\ & 1.8 \end{aligned}$ |  | $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ | ns ns |
| $\mathrm{t}_{\text {SUEXT }}$ | Input Latch External Setup | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {HEXT }}$ | Input Latch External Hold | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.8 \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 5.1 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $t_{P}$ | Minimum Period (1/fmax) | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 5.8 \\ & 6.8 \end{aligned}$ |  | $\begin{aligned} & 7.7 \\ & 9.1 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{f}_{\text {HMAX }}$ | Maximum Datapath Frequency | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 172 \\ & 147 \end{aligned}$ |  | $\begin{aligned} & 130 \\ & 110 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |

## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment. Optimization techniques may further reduce delays by 0 to 4 ns .

## A32200DX Timing Characteristics (continued)

(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \& \& \& \& \& \& \\
\hline Parameter \& Description \& Min. \& Max. \& Min. \& Max. \& Units \\
\hline \multicolumn{2}{|l|}{TTL Output Module Timing \({ }^{1}\)} \& \& \& \& \& \\
\hline \begin{tabular}{l}
\(t_{\text {DLH }}\) \\
\(t_{\text {DHL }}\) \\
\(t_{\text {ENZH }}\) \\
\(t_{\text {ENZL }}\) \\
tenhz \\
tenlz \\
\(t_{G L H}\) \\
\(\mathrm{t}_{\mathrm{GHL}}\) \\
tLSU \\
\(t_{\text {LH }}\) \\
tLCO \\
\(\mathrm{t}_{\mathrm{ACO}}\) \\
\(\mathrm{d}_{\mathrm{TLH}}\) \\
\(\mathrm{d}_{\mathrm{THL}}\) \\
twDo
\end{tabular} \& \begin{tabular}{l}
Data to Pad High \\
Data to Pad Low \\
Enable Pad Z to High \\
Enable Pad \(Z\) to Low \\
Enable Pad High to \(Z\) \\
Enable Pad Low to Z \\
G to Pad High \\
G to Pad Low \\
I/O Latch Output Setup \\
I/O Latch Output Hold \\
I/O Latch Clock-Out (Pad-to-Pad) 32 I/O \\
Array Latch Clock-Out (Pad-to-Pad) 32 I/O \\
Capacitive Loading, Low to High \\
Capacitive Loading, High to Low \\
Hard-Wired Wide Decode Output
\end{tabular} \& \[
\begin{aligned}
\& 0.4 \\
\& 0.0
\end{aligned}
\] \& \[
\begin{gathered}
\hline 5.1 \\
6.3 \\
6.6 \\
7.1 \\
11.5 \\
11.5 \\
11.5 \\
12.3 \\
\\
\\
11.5 \\
16.3 \\
0.04 \\
0.06 \\
0.05
\end{gathered}
\] \& \[
\begin{aligned}
\& 0.5 \\
\& 0.0
\end{aligned}
\] \& 6.8
8.3
8.8
9.5
15.3
15.3
15.3
16.5

15.4
21.7
0.06
0.08
0.07 \& ns ns ns ns ns ns ns ns ns ns ns ns ns/pF ns/pF ns <br>
\hline \multicolumn{2}{|l|}{CMOS Output Module Timing ${ }^{1}$} \& \& \& \& \& <br>

\hline | $t_{\text {DLH }}$ |
| :--- |
| $\mathrm{t}_{\mathrm{DHL}}$ |
| $t_{\text {ENZH }}$ |
| $t_{\text {ENZL }}$ |
| tenhz |
| $t_{\text {ENLZ }}$ |
| $t_{G L H}$ |
| $t_{G H L}$ |
| tLSU |
| th |
| tlCO |
| $\mathrm{t}_{\mathrm{ACO}}$ |
| $\mathrm{d}_{\text {TLH }}$ |
| $\mathrm{d}_{\mathrm{THL}}$ |
| $t_{\text {wDO }}$ | \& | Data to Pad High |
| :--- |
| Data to Pad Low |
| Enable Pad Z to High |
| Enable Pad Z to Low |
| Enable Pad High to $Z$ |
| Enable Pad Low to $Z$ |
| G to Pad High |
| G to Pad Low |
| I/O Latch Setup |
| I/O Latch Hold |
| I/O Latch Clock-Out (Pad-to-Pad) 32 I/O |
| Array Latch Clock-Out (Pad-to-Pad) 32 I/O |
| Capacitive Loading, Low to High |
| Capacitive Loading, High to Low |
| Hard-Wired Wide Decode Output | \& 0.4

0.0 \& 5.1
6.3
6.6
7.1
11.5
11.5
11.5
12.3

13.7
19.2
0.06
0.05
0.05 \& 0.5

0.0 \& $$
\begin{gathered}
\hline 6.8 \\
8.3 \\
8.8 \\
9.5 \\
15.3 \\
15.3 \\
15.3 \\
16.5 \\
\\
\hline 18.2 \\
25.6 \\
0.08 \\
0.07 \\
0.07
\end{gathered}
$$ \& ns

ns
ns
ns
ns
ns
ns
ns
ns
ns
$n s$
$n s$
$n s / p F$
$n s / p F$
$n s$ <br>
\hline
\end{tabular}

## Notes:

1. Delays based on 35 pF loading.
2. SSO information can be found in the Simultaneously Switching Output Limits for Actel FPGAs application note at http://www.actel.com/appnotes.

## Pin Description

## CLK Clock (Input)

ACT 1 only. TTL Clock input for global clock distribution network. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

## CLKA Clock A (Input)

ACT $2,1200 \mathrm{XL}, 3200 \mathrm{DX}$, and ACT 3 only. TTL Clock input for global clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

## CLKB Clock B (Input)

ACT 2, 1200XL, 3200DX, and ACT 3 only. TTL Clock input for global clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

## DCLK Diagnostic Clock (Input)

TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

## GND Ground

LOW supply voltage.

## HCLK Dedicated (Hard-wired) Array Clock (Input)

ACT 3 only. TTL Clock input for sequential modules. This input is directly wired to each S-module and offers clock speeds independent of the number of S-modules being driven. This pin can also be used as an I/O.

## I/O Input/Output (Input, Output)

I/0 pin functions as an input, output, tristate, or bi-directional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. In the ACT 3 and 3200DX families, unused I/Os are automatically tri-stated. With this configuration, the input buffer internal to the I/0 module is disabled. In the ACT 1 , ACT 2 and 1200XL families, unused I/Os are automatically configured as bi-directional buffers where each buffer is configured as a LOW driver.

## IOCLK <br> Dedicated (Hard-wired) I/O Clock (Input)

ACT 3 only. TTL Clock input for I/O modules. This input is directly wired to each I/O module and offers clock speeds independent of the number of I/O modules being driven. This pin can also be used as an I/O.

## IOPCL <br> Dedicated (Hard-wired) I/O Preset/Clear (Input)

ACT 3 only. TTL input for I/0 preset or clear. This global input is directly wired to the preset and clear inputs of all I/0 registers. This pin functions as an I/0 when no I/0 preset or clear macros are used.

## MODE Mode (Input)

The MODE pin controls the use of diagnostic pins (DCLK, PRA, PRB, SDI). When the MODE pin is HIGH, the special functions are active. When the MODE pin is LOW, the pins function as I/Os. To provide debugging capability, the MODE pin should be terminated to GND through a $10 \mathrm{k} \Omega$ resistor so that the MODE pin can be pulled high when required.

## NC

## No Connection

This pin is not connected to circuitry within the device.

## PRA, I/O Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/0 when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRA is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

## PRB, I/O Probe B (Output)

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/0 when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRB is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

## SDI Serial Data Input (Input)

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

## Vcc 5.0V Supply Voltage <br> HIGH supply voltage.

## QCLKA/B,C,D Quadrant Clock (Input/Output)

3200DX only. These four pins are the quadrant clock inputs. When not used as a register control signal, these pins can function as general purpose I/O.

## TCK Test Clock

Clock signal to shift the JTAG data into the device. This pin functions as an I/O when the JTAG fuse is not programmed. JTAG pins are only available in the 3200DX device.

## TDI <br> Test Data In

Serial data input for JTAG instructions and data. Data is shifted in on the rising edge of TCLK. This pin functions as an I/O when the JTAG fuse is not programmed. JTAG pins are only available in the 3200 DX device.

## TDO Test Data Out

Serial data output for JTAG instructions and test data. This pin functions as an I/0 when the JTAG fuse is not programmed. JTAG pins are only available in the 3200DX device.

## TMS Test Mode Select

Serial data input for JTAG test mode. Data is shifted in on the rising edge of TCLK. This pin functions as an I/0 when the JTAG fuse is not programmed. JTAG pins are only available in the 3200DX device.

## Package Pin Assignments

## 84-Pin CPGA (Top View)



## 84-Pin CPGA

| Pin Number | A1010B Function | A1020B Function |
| :---: | :---: | :---: |
| A1 | I/O | I/O |
| A2 | I/O | 1/0 |
| A3 | 1/0 | I/O |
| A4 | I/O | I/O |
| A5 | I/O | 1/0 |
| A6 | 1/0 | I/O |
| A7 | 1/0 | 1/0 |
| A8 | I/O | I/O |
| A9 | I/O | 1/0 |
| A10 | I/O | I/O |
| A11 | PRA, I/O | PRA, I/O |
| B1 | NC | I/O |
| B2 | NC | NC |
| B3 | I/O | I/O |
| B4 | I/O | I/O |
| B5 | $\mathrm{v}_{\mathrm{CC}}$ | $\mathrm{v}_{\mathrm{CC}}$ |
| B6 | I/O | I/O |
| B7 | GND | GND |
| B8 | I/O | I/O |
| B9 | I/O | I/O |
| B10 | PRB, I/O | PRB, I/O |
| B11 | SDI, I/O | SDI, I/O |
| C1 | NC | I/O |
| C2 | NC | I/O |
| C5 | I/O | I/O |
| C6 | 1/0 | I/O |
| C7 | I/O | I/O |
| C10 | DCLK, I/O | DCLK, I/O |
| C11 | NC | I/O |
| D1 | I/O | 1/0 |
| D2 | 1/0 | I/O |
| D10 | NC | 1/0 |
| D11 | NC | 1/0 |
| E1 | I/O | I/O |
| E2 | GND | GND |
| E3 | GND | GND |
| E9 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| E10 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ |
| E11 | MODE | MODE |
| F1 | $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| F2 | I/O | I/O |
| F3 | 1/0 | 1/0 |


| Pin Number | A1010B Function | A1020B Function |
| :---: | :---: | :---: |
| F9 | CLK, I/O | CLK, I/O |
| F10 | GND | GND |
| F11 | I/O | I/O |
| G1 | I/O | I/O |
| G2 | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{Cc}}$ |
| G3 | I/O | I/O |
| G9 | I/O | I/O |
| G10 | GND | GND |
| G11 | I/O | I/O |
| H1 | I/O | I/O |
| H2 | 1/0 | 1/0 |
| H10 | I/O | I/O |
| H11 | 1/0 | 1/0 |
| J1 | I/O | 1/0 |
| J2 | NC | I/O |
| J5 | I/O | 1/0 |
| J6 | I/O | 1/0 |
| J7 | I/O | I/O |
| J10 | NC | 1/0 |
| J11 | I/O | I/O |
| K1 | NC | I/O |
| K2 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{v}_{\mathrm{CC}}$ |
| K3 | 1/0 | 1/0 |
| K4 | 1/O | I/O |
| K5 | GND | GND |
| K6 | I/O | I/O |
| K7 | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ |
| K8 | I/O | I/O |
| K9 | 1/0 | I/O |
| K10 | NC | I/O |
| K11 | NC | 1/0 |
| L1 | NC | I/O |
| L2 | 1/O | 1/0 |
| L3 | I/O | I/O |
| L4 | I/O | I/O |
| L5 | 1/0 | I/O |
| L6 | 1/0 | I/O |
| L7 | I/O | I/O |
| L8 | I/O | I/O |
| L9 | 1/0 | I/O |
| L10 | 1/0 | 1/0 |
| L11 | 1/0 | 1/0 |

## Package Pin Assignments (continued)

## 132-Pin CPGA (Top View)



132-Pin CPGA

| Pin Number | A1240A Function |
| :---: | :---: |
| A1 | MODE |
| A2 | I/O |
| A3 | I/O |
| A4 | I/O |
| A5 | I/O |
| A6 | I/O |
| A7 | I/O |
| A8 | I/O |
| A9 | I/O |
| A10 | I/O |
| A11 | I/O |
| A12 | I/O |
| A13 | I/O |
| B1 | I/O |
| B2 | I/O |
| B3 | I/O |
| B4 | I/O |
| B5 | GND |
| B6 | CLKB, I/O |
| B7 | CLKA, I/O |
| B8 | PRA, I/O |
| B9 | GND |
| B10 | I/O |
| B11 | I/O |
| B12 | SDI, I/O |
| B13 | I/O |
| C1 | I/O |
| C2 | I/O |
| C3 | DCLK, I/O |
| C4 | I/O |
| C5 | GND |
| C6 | PRB, I/O |
| C7 | $\mathrm{V}_{\mathrm{Cc}}$ |
| C8 | I/O |
| C9 | GND |
| C10 | I/O |
| C11 | I/O |
| C12 | I/O |
| C13 | I/O |
| D1 | I/O |
| D2 | I/O |
| D3 | I/O |
| D6 | I/O |
| D7 | $\mathrm{V}_{\mathrm{CC}}$ |


| Pin Number | A1240A Function |
| :---: | :---: |
| D8 | I/O |
| D11 | I/O |
| D12 | I/O |
| D13 | I/O |
| E1 | I/O |
| E2 | I/O |
| E3 | GND |
| E11 | GND |
| E12 | GND |
| E13 | I/O |
| F1 | I/O |
| F2 | I/O |
| F3 | I/O |
| F4 | GND |
| F10 | I/O |
| F11 | I/O |
| F12 | I/O |
| F13 | I/O |
| G1 | I/O |
| G2 | $\mathrm{V}_{\mathrm{CC}}$ |
| G3 | $V_{\text {cc }}$ |
| G4 | $\mathrm{V}_{\mathrm{CC}}$ |
| G10 | $V_{C C}$ |
| G11 | $V_{C C}$ |
| G12 | $\mathrm{V}_{\mathrm{Cc}}$ |
| G13 | $\mathrm{V}_{\mathrm{CC}}$ |
| H1 | I/O |
| H2 | I/O |
| H3 | I/O |
| H4 | I/O |
| H10 | I/O |
| H11 | I/O |
| H12 | I/O |
| H13 | GND |
| J1 | I/O |
| J2 | GND |
| J3 | GND |
| J11 | GND |
| J12 | I/O |
| J13 | I/O |
| K1 | I/O |
| K2 | I/O |
| K3 | I/O |
| K6 | I/O |


| Pin Number | A1240A Function |
| :---: | :---: |
| K7 | $\mathrm{V}_{\mathrm{CC}}$ |
| K8 | I/O |
| K11 | I/O |
| K12 | GND |
| K13 | I/O |
| L1 | I/O |
| L2 | I/O |
| L3 | I/O |
| L4 | I/O |
| L5 | GND |
| L6 | I/O |
| L7 | $\mathrm{V}_{\mathrm{CC}}$ |
| L8 | I/O |
| L9 | GND |
| L10 | I/O |
| L11 | I/O |
| L12 | I/O |
| L13 | I/O |
| M1 | I/O |
| M2 | I/O |
| M3 | I/O |
| M4 | I/O |
| M5 | I/O |
| M6 | I/O |
| M7 | I/O |
| M8 | I/O |
| M9 | GND |
| M10 | I/O |
| M11 | I/O |
| M12 | I/O |
| M13 | I/O |
| N1 | I/O |
| N2 | I/O |
| N3 | I/O |
| N4 | I/O |
| N5 | I/O |
| N6 | I/O |
| N7 | I/O |
| N8 | I/O |
| N9 | I/O |
| N10 | I/O |
| N11 | I/O |
| N12 | I/O |
| N13 | I/O |

## Package Pin Assignments (continued)

## 133-Pin CPGA (Top View)



Orientation Pin

133-Pin CPGA

| Pin Number | A1425A Function |
| :---: | :---: |
| A1 | NC |
| A2 | GND |
| A3 | I/O |
| A4 | 1/O |
| A5 | I/O |
| A6 | PRA, I/O |
| A7 | NC |
| A8 | I/O |
| A9 | 1/O |
| A10 | I/O |
| A11 | I/O |
| A12 | I/O |
| A13 | NC |
| B1 | I/O |
| B2 | $\mathrm{V}_{\mathrm{CC}}$ |
| B3 | I/O |
| B4 | I/O |
| B5 | I/O |
| B6 | CLKB, I/O |
| B7 | $\mathrm{V}_{\mathrm{CC}}$ |
| B8 | I/O |
| B9 | 1/O |
| B10 | I/O |
| B11 | I/O |
| B12 | $\mathrm{V}_{\mathrm{Cc}}$ |
| B13 | I/O |
| C1 | I/O |
| C2 | SDI, I/O |
| C3 | GND |
| C4 | I/O |
| C5 | 1/O |
| C6 | 1/O |
| C7 | GND |
| C8 | I/O |
| C9 | I/O |
| C10 | IOCLK, I/O |
| C11 | GND |
| C12 | GND |
| C13 | I/O |
| D1 | 1/O |
| D2 | 1/O |
| D3 | I/O |
| D4 | DCLK, I/O |
| D6 | CLKA, I/O |
| D7 | I/O |


| Pin Number | A1425A Function |
| :---: | :---: |
| D8 | I/O |
| D11 | I/O |
| D12 | I/O |
| D13 | I/O |
| E1 | I/O |
| E2 | I/O |
| E3 | MODE |
| E11 | $\mathrm{V}_{\mathrm{CC}}$ |
| E12 | I/O |
| E13 | I/O |
| F1 | I/O |
| F2 | I/O |
| F3 | I/O |
| F4 | I/O |
| F10 | GND |
| F11 | I/O |
| F12 | I/O |
| F13 | I/O |
| G1 | NC |
| G2 | $\mathrm{V}_{\mathrm{CC}}$ |
| G3 | GND |
| G4 | I/O |
| G10 | I/O |
| G11 | GND |
| G12 | $\mathrm{V}_{\mathrm{CC}}$ |
| G13 | NC |
| H1 | I/O |
| H2 | I/O |
| H3 | I/O |
| H4 | I/O |
| H10 | I/O |
| H11 | 1/O |
| H12 | I/O |
| H13 | I/O |
| J1 | I/O |
| J2 | $\mathrm{V}_{\mathrm{CC}}$ |
| J3 | I/O |
| J11 | I/O |
| J12 | $\mathrm{V}_{\mathrm{Cc}}$ |
| J13 | I/O |
| K1 | I/O |
| K2 | I/O |
| K3 | I/O |
| K6 | I/O |
| K7 | HCLKA, I/O |


| Pin Number | A1425A Function |
| :---: | :---: |
| K8 | I/O |
| K11 | I/O |
| K12 | I/O |
| K13 | I/O |
| L1 | I/O |
| L2 | I/O |
| L3 | GND |
| L4 | I/O |
| L5 | I/O |
| L6 | PRB, I/O |
| L7 | GND |
| L8 | I/O |
| L9 | I/O |
| L10 | IOPCL, I/O |
| L11 | GND |
| L12 | I/O |
| L13 | 1/O |
| M1 | I/O |
| M2 | $\mathrm{V}_{\mathrm{CC}}$ |
| M3 | GND |
| M4 | I/O |
| M5 | I/O |
| M6 | I/O |
| M7 | $\mathrm{V}_{\mathrm{CC}}$ |
| M8 | I/O |
| M9 | I/O |
| M10 | I/O |
| M11 | I/O |
| M12 | $\mathrm{V}_{\mathrm{CC}}$ |
| M13 | I/O |
| N1 | NC |
| N2 | I/O |
| N3 | 1/O |
| N4 | I/O |
| N5 | I/O |
| N6 | I/O |
| N7 | NC |
| N8 | I/O |
| N9 | I/O |
| N10 | I/O |
| N11 | I/O |
| N12 | GND |
| N13 | NC |

## Package Pin Assignments (continued)

 176-Pin CPGA (Top View)

176-Pin CPGA

| Pin Number | A1280A Function | A1280XL Function |
| :---: | :---: | :---: |
| A1 | I/O | I/O |
| A2 | I/O | I/O |
| A3 | I/O | I/O |
| A4 | I/O | I/O |
| A5 | I/O | I/O |
| A6 | 1/O | I/O |
| A7 | I/O | I/O |
| A8 | I/O | I/O |
| A9 | CLKA, I/O | CLKA, I/O |
| A10 | I/O | I/O |
| A11 | 1/O | I/O |
| A12 | I/O | I/O |
| A13 | 1/O | I/O |
| A14 | 1/O | I/O |
| A15 | I/O | I/O |
| B1 | I/O | I/O |
| B2 | I/O | I/O |
| B3 | DCLK, I/O | DCLK, I/O |
| B4 | I/O | I/O |
| B5 | 1/O | I/O |
| B6 | 1/O | I/O |
| B7 | I/O | I/O |
| B8 | CLKB, I/O | CLKB, I/O |
| B9 | I/O | I/O |
| B10 | I/O | I/O |
| B11 | 1/O | I/O |
| B12 | 1/O | I/O |
| B13 | 1/O | I/O |
| B14 | SDI, I/O | SDI, I/O |
| B15 | I/O | I/O |
| C1 | 1/O | I/O |
| C2 | 1/O | I/O |
| C3 | MODE | MODE |
| C4 | I/O | I/O |
| C5 | 1/O | I/O |
| C6 | 1/O | I/O |
| C7 | I/O | I/O |
| C8 | GND | GND |
| C9 | PRA, I/O | PRA, I/O |
| C10 | I/O | I/O |
| C11 | 1/O | I/O |
| C12 | 1/O | I/O |
| C13 | 1/O | I/O |
| C14 | 1/O | I/O |


| Pin Number | A1280A Function | A1280XL <br> Function |
| :---: | :---: | :---: |
| C15 | I/O | I/O |
| D1 | I/O | I/O |
| D2 | I/O | I/O |
| D3 | I/O | I/O |
| D4 | GND | GND |
| D5 | $V_{\text {CC }}$ | $V_{C C}$ |
| D6 | GND | GND |
| D7 | PRB, I/O | PRB, I/O |
| D8 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| D9 | I/O | I/O |
| D10 | GND | GND |
| D11 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| D12 | GND | GND |
| D13 | I/O | I/O |
| D14 | I/O | I/O |
| D15 | I/O | 1/O |
| E1 | I/O | I/O |
| E2 | I/O | I/O |
| E3 | I/O | I/O |
| E4 | GND | GND |
| E12 | GND | GND |
| E13 | I/O | I/O |
| E14 | I/O | I/O |
| E15 | I/O | I/O |
| F1 | I/O | I/O |
| F2 | I/O | I/O |
| F3 | I/O | I/O |
| F4 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| F12 | GND | GND |
| F13 | I/O | I/O |
| F14 | I/O | I/O |
| F15 | I/O | 1/O |
| G1 | I/O | I/O |
| G2 | I/O | I/O |
| G3 | I/O | I/O |
| G4 | GND | GND |
| G12 | $\mathrm{V}_{\mathrm{CC}}$ | $V_{\text {CC }}$ |
| G13 | I/O | I/O |
| G14 | I/O | I/O |
| G15 | I/O | I/O |
| H1 | I/O | I/O |
| H2 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| H3 | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ |
| H4 | GND | GND |

176-Pin CPGA (Continued)

| Pin Number | A1280A Function | A1280XL Function |
| :---: | :---: | :---: |
| H12 | GND | GND |
| H13 | $V_{C C}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| H14 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| H15 | I/O | I/O |
| J1 | I/O | I/O |
| J2 | I/O | I/O |
| J3 | I/O | I/O |
| J4 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| J12 | GND | GND |
| J13 | GND | GND |
| J14 | $V_{C C}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| J15 | I/O | I/O |
| K1 | 1/O | I/O |
| K2 | I/O | I/O |
| K3 | I/O | I/O |
| K4 | GND | GND |
| K12 | GND | GND |
| K13 | I/O | I/O |
| K14 | I/O | I/O |
| K15 | I/O | I/O |
| L1 | I/O | I/O |
| L2 | I/O | I/O |
| L3 | I/O | I/O |
| L4 | GND | GND |
| L12 | I/O | I/O |
| L13 | I/O | I/O |
| L14 | I/O | I/O |
| L15 | I/O | I/O |
| M1 | I/O | I/O |
| M2 | I/O | I/O |
| M3 | I/O | I/O |
| M4 | GND | GND |
| M5 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| M6 | GND | GND |
| M7 | I/O | I/O |
| M8 | GND | GND |
| M9 | I/O | I/O |
| M10 | GND | GND |
| M11 | $V_{C C}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| M12 | GND | GND |
| M13 | I/O | I/O |
| M14 | 1/O | I/O |
| M15 | I/O | I/O |
| N1 | I/O | I/O |


| Pin Number | A1280A Function | A1280XL Function |
| :---: | :---: | :---: |
| N2 | I/O | I/O |
| N3 | I/O | I/O |
| N4 | I/O | I/O |
| N5 | I/O | I/O |
| N6 | I/O | I/O |
| N7 | I/O | I/O |
| N8 | $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| N9 | I/O | I/O |
| N10 | I/O | I/O |
| N11 | I/O | I/O |
| N12 | I/O | I/O |
| N13 | I/O | I/O |
| N14 | I/O | I/O |
| N15 | I/O | I/O |
| P1 | I/O | I/O |
| P2 | I/O | I/O |
| P3 | I/O | I/O |
| P4 | I/O | I/O |
| P5 | I/O | I/O |
| P6 | I/O | I/O |
| P7 | I/O | I/O |
| P8 | I/O | I/O |
| P9 | I/O | I/O |
| P10 | I/O | I/O |
| P11 | I/O | I/O |
| P12 | I/O | I/O |
| P13 | I/O | I/O |
| P14 | I/O | I/O |
| P15 | I/O | I/O |
| R1 | I/O | I/O |
| R2 | I/O | I/O |
| R3 | I/O | I/O |
| R4 | I/O | I/O |
| R5 | I/O | I/O |
| R6 | I/O | I/O |
| R7 | I/O | I/O |
| R8 | I/O | I/O |
| R9 | I/O | I/O |
| R10 | I/O | I/O |
| R11 | I/O | I/O |
| R12 | I/O | I/O |
| R13 | I/O | I/O |
| R14 | I/O | I/O |
| R15 | I/O | I/O |

## Package Pin Assignments (continued)

## 207-Pin CPGA (Top View)

|  | 1 | 2 | 3 | 4 | 5 |  | 7 | 8 | 910 | 11 | 12 | 13 | 14 | 415 | 516 | 16 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc \bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | A |
| B |  | () | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | () | $\bigcirc$ | B |
| C | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | C |
| D | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc \bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | D |
| E | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | E |
| F | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | F |
| G | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | G |
| H | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | H |
| J | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  | CPGA |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $J$ |
| K | O |  |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | K |
| L | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | L |
| M | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | M |
| N | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | N |
| P | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | P |
| R | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | R |
| S | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ | () | $\bigcirc$ | S |
| T |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ |  | T |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 910 | 11 | 12 | 13 | 14 | 415 | 516 | 16 | 17 |  |

## 207-Pin CPGA

| Pin Number | A1460A Function |
| :---: | :---: |
| A1 | NC |
| A2 | NC |
| A3 | I/O |
| A4 | I/O |
| A5 | I/O |
| A6 | I/O |
| A7 | I/O |
| A8 | I/O |
| A9 | I/O |
| A10 | I/O |
| A11 | I/O |
| A12 | I/O |
| A13 | I/O |
| A14 | I/O |
| A15 | I/O |
| A16 | NC |
| A17 | NC |
| B1 | NC |
| B2 | $\mathrm{V}_{\mathrm{CC}}$ |
| B3 | I/O |
| B4 | I/O |
| B5 | I/O |
| B6 | I/O |
| B7 | I/O |
| B8 | I/O |
| B9 | $\mathrm{V}_{\mathrm{CC}}$ |
| B10 | I/O |
| B11 | I/O |
| B12 | I/O |
| B13 | I/O |
| B14 | I/O |
| B15 | I/O |
| B16 | $\mathrm{V}_{\mathrm{CC}}$ |
| B17 | NC |
| C1 | NC |
| C2 | NC |
| C3 | SDI, I/O |
| C4 | I/O |
| C5 | I/O |
| C6 | I/O |
| C7 | I/O |
| C8 | I/O |
| C9 | I/O |


| Pin Number | A1460A Function |
| :---: | :---: |
| C10 | I/O |
| C11 | I/O |
| C12 | I/O |
| C13 | I/O |
| C14 | I/O |
| C15 | GND |
| C16 | I/O |
| C17 | I/O |
| D1 | I/O |
| D2 | I/O |
| D3 | I/O |
| D4 | GND |
| D5 | GND |
| D6 | I/O |
| D7 | MODE |
| D8 | I/O |
| D9 | GND |
| D10 | I/O |
| D11 | $\mathrm{V}_{\mathrm{CC}}$ |
| D12 | I/O |
| D13 | I/O |
| D14 | GND |
| D15 | I/O |
| D16 | I/O |
| D17 | I/O |
| E1 | I/O |
| E2 | I/O |
| E3 | I/O |
| E4 | DCLK, I/O |
| E14 | I/O |
| E15 | I/O |
| E16 | I/O |
| E17 | I/O |
| F1 | I/O |
| F2 | I/O |
| F3 | I/O |
| F4 | I/O |
| F14 | I/O |
| F15 | I/O |
| F16 | I/O |
| F17 | I/O |
| G1 | I/O |
| G2 | I/O |


| Pin Number | A1460A Function |
| :---: | :---: |
| G3 | I/O |
| G4 | I/O |
| G14 | I/O |
| G15 | I/O |
| G16 | I/O |
| G17 | I/O |
| H1 | PRA, I/O |
| H2 | I/O |
| H3 | I/O |
| H4 | I/O |
| H14 | I/O |
| H15 | I/O |
| H16 | I/O |
| H17 | I/O |
| J1 | I/O |
| J2 | $\mathrm{V}_{\mathrm{CC}}$ |
| J3 | CLKB, I/O |
| J4 | GND |
| J14 | GND |
| J15 | HCLK, I/O |
| J16 | $\mathrm{V}_{\mathrm{CC}}$ |
| J17 | I/O |
| K1 | CLKA, I/O |
| K2 | I/O |
| K3 | I/O |
| K4 | I/O |
| K14 | I/O |
| K15 | I/O |
| K16 | PRB, I/O |
| K17 | I/O |
| L1 | 1/O |
| L2 | I/O |
| L3 | I/O |
| L4 | I/O |
| L14 | I/O |
| L15 | I/O |
| L16 | I/O |
| L17 | I/O |
| M1 | I/O |
| M2 | I/O |
| M3 | I/O |
| M4 | I/O |
| M14 | I/O |

207-Pin CPGA (Continued)

| Pin Number | A1460A Function | Pin Number | A1460A Function |
| :---: | :---: | :---: | :---: |
| M15 | I/O | P17 | I/O |
| M16 | I/O | R1 | I/O |
| M17 | 1/O | R2 | 1/O |
| N1 | I/O | R3 | I/O |
| N2 | 1/O | R4 | 1/O |
| N3 | I/O | R5 | 1/O |
| N4 | I/O | R6 | I/O |
| N14 | IOPCL, I/O | R7 | I/O |
| N15 | I/O | R8 | I/O |
| N16 | 1/O | R9 | I/O |
| N17 | 1/O | R10 | I/O |
| P1 | 1/O | R11 | 1/O |
| P2 | I/O | R12 | I/O |
| P3 | GND | R13 | I/O |
| P4 | GND | R14 | I/O |
| P5 | IOCLK, I/O | R15 | GND |
| P6 | I/O | R16 | I/O |
| P7 | GND | R17 | 1/O |
| P8 | I/O | S1 | NC |
| P9 | GND | S2 | $\mathrm{V}_{\mathrm{CC}}$ |
| P10 | I/O | S3 | NC |
| P11 | I/O | S4 | I/O |
| P12 | $\mathrm{V}_{\mathrm{CC}}$ | S5 | I/O |
| P13 | 1/O | S6 | 1/O |
| P14 | GND | S7 | I/O |
| P15 | I/O | S8 | 1/O |
| P16 | 1/O | S9 | $\mathrm{V}_{\mathrm{CC}}$ |


| Pin Number | A1460A <br> Function |
| :---: | :---: |
| S10 | I/O |
| S11 | I/O |
| S12 | I/O |
| S13 | I/O |
| S14 | I/O |
| S15 | I/O |
| S16 | V CC $^{\text {S17 }}$ |
| T1 | NC |
| T2 | NC |
| T3 | I/O |
| T4 | I/O |
| T5 | V CC |
| T6 | I/O |
| T7 | I/O |
| T8 | I/O |
| T9 | I/O |
| T10 | I/O |
| T11 | I/O |
| T12 | I/O |
| T13 | I/O |
| T14 | I/O |
| T15 | I/O |
| T16 | NC |
| T17 | NC |
|  |  |

## Package Pin Assignments (continued)

## 257-Pin CPGA (Top View)



257-Pin CPGA

| Pin Number | A14100A Function |
| :---: | :---: |
| A1 | I/O |
| A2 | I/O |
| A3 | I/O |
| A4 | I/O |
| A5 | MODE |
| A6 | I/O |
| A7 | I/O |
| A8 | I/O |
| A9 | I/O |
| A10 | I/O |
| A11 | I/O |
| A12 | I/O |
| A13 | I/O |
| A14 | I/O |
| A15 | I/O |
| A16 | I/O |
| A17 | I/O |
| A18 | I/O |
| A19 | I/O |
| B1 | I/O |
| B2 | I/O |
| B3 | I/O |
| B4 | SDI, I/O |
| B5 | I/O |
| B6 | I/O |
| B7 | I/O |
| B8 | I/O |
| B9 | I/O |
| B10 | I/O |
| B11 | I/O |
| B12 | I/O |
| B13 | I/O |
| B14 | I/O |
| B15 | I/O |
| B16 | GND |
| B17 | I/O |
| B18 | 1/O |
| B19 | I/O |
| C1 | I/O |
| C2 | I/O |
| C3 | $\mathrm{V}_{\mathrm{Cc}}$ |
| C4 | GND |
| C5 | I/O |
| C6 | I/O |


| Pin Number | A14100A Function |
| :---: | :---: |
| C7 | I/O |
| C8 | I/O |
| C9 | I/O |
| C10 | $\mathrm{V}_{\mathrm{CC}}$ |
| C11 | I/O |
| C12 | I/O |
| C13 | $\mathrm{V}_{\mathrm{CC}}$ |
| C14 | I/O |
| C15 | I/O |
| C16 | I/O |
| C17 | $\mathrm{V}_{\mathrm{CC}}$ |
| C18 | I/O |
| C19 | I/O |
| D1 | I/O |
| D2 | I/O |
| D3 | I/O |
| D4 | GND |
| D5 | I/O |
| D6 | I/O |
| D7 | I/O |
| D8 | I/O |
| D9 | I/O |
| D10 | GND |
| D11 | I/O |
| D12 | I/O |
| D13 | I/O |
| D14 | I/O |
| D15 | I/O |
| D16 | GND |
| D17 | I/O |
| D18 | I/O |
| D19 | I/O |
| E1 | I/O |
| E2 | I/O |
| E3 | I/O |
| E4 | DCLK, I/O |
| E5 | NC |
| E7 | I/O |
| E9 | I/O |
| E11 | GND |
| E13 | I/O |
| E16 | I/O |
| E17 | I/O |
| E18 | I/O |


| Pin Number | A14100A Function |
| :---: | :---: |
| E19 | I/O |
| F1 | I/O |
| F2 | 1/O |
| F3 | I/O |
| F4 | I/O |
| F16 | I/O |
| F17 | I/O |
| F18 | I/O |
| F19 | I/O |
| G1 | I/O |
| G2 | I/O |
| G3 | I/O |
| G4 | I/O |
| G5 | I/O |
| G15 | I/O |
| G16 | I/O |
| G17 | I/O |
| G18 | I/O |
| G19 | I/O |
| H1 | I/O |
| H2 | I/O |
| H3 | I/O |
| H4 | I/O |
| H16 | I/O |
| H17 | I/O |
| H18 | I/O |
| H19 | I/O |
| J1 | PRA, I/O |
| J2 | I/O |
| J3 | I/O |
| J4 | I/O |
| J5 | GND |
| J15 | I/O |
| J16 | HCLK, I/O |
| J17 | PRB, I/O |
| J18 | I/O |
| J19 | I/O |
| K1 | I/O |
| K2 | I/O |
| K3 | $\mathrm{V}_{\mathrm{CC}}$ |
| K4 | GND |
| K16 | GND |
| K17 | $\mathrm{V}_{\mathrm{CC}}$ |
| K18 | I/O |

## 257-Pin CPGA (Continued)

| Pin Number | A14100A Function | Pin Number | A14100A Function |
| :---: | :---: | :---: | :---: |
| K19 | I/O | R9 | I/O |
| L1 | I/O | R11 | I/O |
| L2 | I/O | R13 | I/O |
| L3 | I/O | R16 | IOPCL, I/O |
| L4 | CLKA, I/O | R17 | I/O |
| L5 | CLKB, I/O | R18 | I/O |
| L15 | GND | R19 | I/O |
| L16 | I/O | T1 | 1/O |
| L17 | I/O | T2 | 1/O |
| L18 | I/O | T3 | I/O |
| L19 | I/O | T4 | GND |
| M1 | I/O | T5 | IOCLK, I/O |
| M2 | I/O | T6 | I/O |
| M3 | I/O | T7 | 1/O |
| M4 | I/O | T8 | I/O |
| M16 | I/O | T9 | I/O |
| M17 | I/O | T10 | GND |
| M18 | I/O | T11 | I/O |
| M19 | I/O | T12 | I/O |
| N1 | I/O | T13 | I/O |
| N2 | I/O | T14 | I/O |
| N3 | I/O | T15 | I/O |
| N4 | I/O | T16 | GND |
| N5 | I/O | T17 | GND |
| N15 | I/O | T18 | I/O |
| N16 | I/O | T19 | I/O |
| N17 | I/O | V1 | I/O |
| N18 | I/O | V2 | I/O |
| N19 | I/O | V3 | $\mathrm{V}_{\mathrm{Cc}}$ |
| P1 | 1/O | V4 | I/O |
| P2 | I/O | V5 | I/O |
| P3 | I/O | V6 | I/O |
| P4 | I/O | V7 | $\mathrm{V}_{\mathrm{Cc}}$ |
| P16 | I/O | V8 | I/O |
| P17 | I/O | V9 | I/O |
| P18 | 1/O | V10 | $\mathrm{V}_{\mathrm{CC}}$ |
| P19 | I/O | V11 | I/O |
| R1 | I/O | V12 | 1/O |
| R2 | I/O | V13 | I/O |
| R3 | I/O | V14 | I/O |
| R4 | GND | V15 | I/O |
| R7 | I/O | V16 | I/O |


| Pin Number | A14100A Function |
| :---: | :---: |
| V17 | $\mathrm{V}_{\mathrm{CC}}$ |
| V18 | I/O |
| V19 | I/O |
| X1 | I/O |
| X2 | I/O |
| X3 | I/O |
| X4 | I/O |
| X5 | I/O |
| X6 | I/O |
| X7 | GND |
| X8 | I/O |
| X9 | I/O |
| X10 | I/O |
| X11 | I/O |
| X12 | I/O |
| X13 | I/O |
| X14 | $\mathrm{V}_{\mathrm{CC}}$ |
| X15 | I/O |
| X16 | I/O |
| X17 | I/O |
| X18 | I/O |
| X19 | I/O |
| Y1 | I/O |
| Y2 | I/O |
| Y3 | I/O |
| Y4 | I/O |
| Y5 | I/O |
| Y6 | I/O |
| Y7 | I/O |
| Y8 | I/O |
| Y9 | I/O |
| Y10 | I/O |
| Y11 | I/O |
| Y12 | I/O |
| Y13 | I/O |
| Y14 | I/O |
| Y15 | I/O |
| Y16 | I/O |
| Y17 | I/O |
| Y18 | I/O |
| Y19 | I/O |

## Package Pin Assignments (continued)

84-Pin CQFP (Top View)


## 84-Pin CQFP

| Pin Number | A1020B Function | A32100DX Function |
| :---: | :---: | :---: |
| 1 | NC | GND |
| 2 | I/O | MODE |
| 3 | I/O | I/O |
| 4 | I/O | I/O |
| 5 | I/O | I/O |
| 6 | I/O | I/O |
| 7 | GND | $\mathrm{v}_{\mathrm{Cc}}$ |
| 8 | GND | I/O |
| 9 | I/O | I/O |
| 10 | I/O | GND |
| 11 | 1/0 | $\mathrm{V}_{\mathrm{CC}}$ |
| 12 | 1/0 | $\mathrm{V}_{\mathrm{Cc}}$ |
| 13 | I/O | I/O |
| 14 | $\mathrm{V}_{\mathrm{CC}}$ | I/O |
| 15 | $\mathrm{V}_{\mathrm{Cc}}$ | I/O |
| 16 | I/O | I/O |
| 17 | I/O | GND |
| 18 | I/O | I/O |
| 19 | I/O | I/O |
| 20 | I/O | I/O |
| 21 | I/O | I/O |
| 22 | $\mathrm{V}_{\mathrm{Cc}}$ | GND |
| 23 | I/O | I/O |
| 24 | I/O | I/O |
| 25 | 1/0 | I/O (WD) |
| 26 | I/O | I/O (WD) |
| 27 | I/O | I/O |
| 28 | 1/0 | QCLKA, I/O |
| 29 | GND | GND |
| 30 | I/O | I/O (WD) |
| 31 | I/O | I/O |
| 32 | I/O | GND |
| 33 | I/O | $\mathrm{V}_{\mathrm{CC}}$ |
| 34 | I/O | I/O (WD) |
| 35 | $\mathrm{v}_{\mathrm{CC}}$ | I/O (WD) |
| 36 | I/O | QCLKB, I/O |
| 37 | I/O | I/O (WD) |
| 38 | I/O | GND |
| 39 | 1/0 | I/O (WD) |
| 40 | I/O | I/O (WD) |
| 41 | I/O | I/O (WD) |
| 42 | I/O | SDO, I/O |


| Pin Number | $\begin{aligned} & \hline \text { A1020B } \\ & \text { Function } \end{aligned}$ | $\begin{aligned} & \text { A32100DX } \\ & \text { Function } \end{aligned}$ |
| :---: | :---: | :---: |
| 43 | 1/0 | GND |
| 44 | I/O | I/O |
| 45 | I/O | 1/0 |
| 46 | 1/0 | I/O |
| 47 | I/O | I/O |
| 48 | I/O | 1/0 |
| 49 | GND | 1/0 |
| 50 | GND | GND |
| 51 | I/O | TCK, I/O |
| 52 | I/O | GND |
| 53 | CLKA, I/O | $\mathrm{V}_{\mathrm{CC}}$ |
| 54 | I/O | $\mathrm{V}_{\mathrm{cc}}$ |
| 55 | MODE | $\mathrm{V}_{\mathrm{CC}}$ |
| 56 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ |
| 57 | $\mathrm{V}_{\mathrm{Cc}}$ | I/O |
| 58 | I/O | I/O |
| 59 | I/O | GND |
| 60 | I/O | I/O |
| 61 | SDI, I/O | 1/0 |
| 62 | DCLK, I/O | 1/0 |
| 63 | PRA, I/O | GND |
| 64 | PRB, I/O | SDI, I/O |
| 65 | I/O | I/O (WD) |
| 66 | 1/0 | I/O (WD) |
| 67 | I/O | I/O (WD) |
| 68 | 1/0 | I/O (WD) |
| 69 | I/O | QCLKD, I/O |
| 70 | I/O | I/O (WD) |
| 71 | GND | I/O (WD) |
| 72 | I/O | PRA, I/O |
| 73 | 1/0 | CLKA, I/O |
| 74 | I/O | $\mathrm{V}_{\mathrm{CC}}$ |
| 75 | 1/0 | GND |
| 76 | I/O | CLKB, I/O |
| 77 | $\mathrm{v}_{\mathrm{CC}}$ | PRB, I/O |
| 78 | I/O | I/O (WD) |
| 79 | I/O | I/O (WD) |
| 80 | I/O | QCLKC, I/O |
| 81 | I/O | GND |
| 82 | 1/0 | I/O (WD) |
| 83 | I/O | I/O (WD) |
| 84 | I/O | DCLK, I/O |

## Package Pin Assignments (continued)

## 132-Pin CQFP (Top View)



132-Pin CQFP

| Pin Number | A1425A Function |
| :---: | :---: |
| 1 | NC |
| 2 | GND |
| 3 | SDI, I/O |
| 4 | I/O |
| 5 | I/O |
| 6 | I/O |
| 7 | I/O |
| 8 | I/O |
| 9 | MODE |
| 10 | GND |
| 11 | $\mathrm{V}_{\mathrm{CC}}$ |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | I/O |
| 16 | I/O |
| 17 | I/O |
| 18 | I/O |
| 19 | I/O |
| 20 | I/O |
| 21 | I/O |
| 22 | $\mathrm{V}_{\mathrm{CC}}$ |
| 23 | I/O |
| 24 | I/O |
| 25 | I/O |
| 26 | GND |
| 27 | $V_{C C}$ |
| 28 | I/O |
| 29 | I/O |
| 30 | I/O |
| 31 | I/O |
| 32 | I/O |
| 33 | I/O |
| 34 | NC |
| 35 | I/O |
| 36 | GND |
| 37 | I/O |
| 38 | I/O |
| 39 | I/O |
| 40 | I/O |
| 41 | I/O |
| 42 | GND |
| 43 | $\mathrm{V}_{\mathrm{CC}}$ |
| 44 | I/O |


| Pin Number | A1425A Function |
| :---: | :---: |
| 45 | I/O |
| 46 | I/O |
| 47 | I/O |
| 48 | PRB, I/O |
| 49 | I/O |
| 50 | HCLK, I/O |
| 51 | I/O |
| 52 | I/O |
| 53 | I/O |
| 54 | I/O |
| 55 | I/O |
| 56 | I/O |
| 57 | I/O |
| 58 | GND |
| 59 | $\mathrm{V}_{\mathrm{CC}}$ |
| 60 | I/O |
| 61 | 1/O |
| 62 | I/O |
| 63 | I/O |
| 64 | IOPCL, I/O |
| 65 | GND |
| 66 | NC |
| 67 | NC |
| 68 | I/O |
| 69 | I/O |
| 70 | I/O |
| 71 | 1/O |
| 72 | I/O |
| 73 | I/O |
| 74 | GND |
| 75 | $\mathrm{V}_{\mathrm{CC}}$ |
| 76 | I/O |
| 77 | I/O |
| 78 | $\mathrm{V}_{\mathrm{Cc}}$ |
| 79 | I/O |
| 80 | I/O |
| 81 | I/O |
| 82 | 1/O |
| 83 | I/O |
| 84 | I/O |
| 85 | I/O |
| 86 | I/O |
| 87 | I/O |
| 88 | 1/O |


| Pin Number | A1425A Function |
| :---: | :---: |
| 89 | $\mathrm{V}_{\mathrm{CC}}$ |
| 90 | GND |
| 91 | $\mathrm{V}_{\mathrm{CC}}$ |
| 92 | GND |
| 93 | I/O |
| 94 | I/O |
| 95 | I/O |
| 96 | I/O |
| 97 | I/O |
| 98 | IOCLK, I/O |
| 99 | NC |
| 100 | NC |
| 101 | GND |
| 102 | I/O |
| 103 | I/O |
| 104 | I/O |
| 105 | I/O |
| 106 | GND |
| 107 | $\mathrm{V}_{\mathrm{CC}}$ |
| 108 | I/O |
| 109 | I/O |
| 110 | 1/O |
| 111 | 1/O |
| 112 | I/O |
| 113 | I/O |
| 114 | I/O |
| 115 | I/O |
| 116 | CLKA, I/O |
| 117 | CLKB, I/O |
| 118 | PRA, I/O |
| 119 | I/O |
| 120 | 1/O |
| 121 | I/O |
| 122 | GND |
| 123 | $\mathrm{V}_{\mathrm{CC}}$ |
| 124 | I/O |
| 125 | I/O |
| 126 | I/O |
| 127 | 1/O |
| 128 | 1/O |
| 129 | I/O |
| 130 | I/O |
| 131 | DCLK, I/O |
| 132 | NC |

## Package Pin Assignments (continued)

## 172-Pin CQFP (Top View)



## 172-Pin CQFP

| Pin Number | A1280A Function | A1280XL <br> Function |
| :---: | :---: | :---: |
| 1 | MODE | MODE |
| 2 | I/O | I/O |
| 3 | I/O | I/O |
| 4 | I/O | I/O |
| 5 | I/O | I/O |
| 6 | I/O | I/O |
| 7 | GND | GND |
| 8 | I/O | I/O |
| 9 | I/O | I/O |
| 10 | I/O | I/O |
| 11 | I/O | I/O |
| 12 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 13 | I/O | I/O |
| 14 | I/O | I/O |
| 15 | I/O | I/O |
| 16 | I/O | I/O |
| 17 | GND | GND |
| 18 | I/O | I/O |
| 19 | I/O | I/O |
| 20 | I/O | I/O |
| 21 | I/O | I/O |
| 22 | GND | GND |
| 23 | $\mathrm{V}_{\mathrm{CC}}$ | $V_{\text {CC }}$ |
| 24 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 25 | I/O | I/O |
| 26 | I/O | I/O |
| 27 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 28 | I/O | I/O |
| 29 | 1/O | I/O |
| 30 | 1/O | I/O |
| 31 | I/O | I/O |
| 32 | GND | GND |
| 33 | I/O | I/O |
| 34 | 1/O | I/O |
| 35 | I/O | I/O |
| 36 | I/O | I/O |
| 37 | GND | GND |
| 38 | I/O | I/O |
| 39 | 1/O | I/O |
| 40 | I/O | I/O |
| 41 | I/O | I/O |
| 42 | I/O | I/O |
| 43 | I/O | I/O |
| 44 | I/O | I/O |


| Pin Number | A1280A Function | A1280XL Function |
| :---: | :---: | :---: |
| 45 | I/O | I/O |
| 46 | I/O | I/O |
| 47 | I/O | I/O |
| 48 | I/O | 1/O |
| 49 | I/O | I/O |
| 50 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 51 | I/O | I/O |
| 52 | I/O | I/O |
| 53 | I/O | 1/O |
| 54 | I/O | I/O |
| 55 | GND | GND |
| 56 | I/O | I/O |
| 57 | I/O | I/O |
| 58 | I/O | 1/O |
| 59 | I/O | I/O |
| 60 | I/O | I/O |
| 61 | I/O | I/O |
| 62 | I/O | I/O |
| 63 | I/O | I/O |
| 64 | I/O | I/O |
| 65 | GND | GND |
| 66 | $\mathrm{V}_{\mathrm{CC}}$ | $V_{C C}$ |
| 67 | I/O | I/O |
| 68 | I/O | I/O |
| 69 | I/O | I/O |
| 70 | I/O | I/O |
| 71 | I/O | I/O |
| 72 | I/O | I/O |
| 73 | I/O | I/O |
| 74 | I/O | I/O |
| 75 | GND | GND |
| 76 | I/O | I/O |
| 77 | I/O | I/O |
| 78 | I/O | I/O |
| 79 | I/O | I/O |
| 80 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 81 | I/O | I/O |
| 82 | I/O | I/O |
| 83 | I/O | I/O |
| 84 | I/O | I/O |
| 85 | I/O | I/O |
| 86 | I/O | I/O |
| 87 | I/O | I/O |
| 88 | I/O | I/O |

172-Pin CQFP (Continued)

| Pin Number | A1280A Function | A1280XL Function | Pin Number | A1280A Function | A1280XL Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 89 | I/O | I/O | 131 | SDI, I/O | SDI, I/O |
| 90 | I/O | I/O | 132 | I/O | I/O |
| 91 | I/O | 1/O | 133 | I/O | 1/O |
| 92 | I/O | I/O | 134 | I/O | 1/O |
| 93 | I/O | 1/O | 135 | I/O | I/O |
| 94 | I/O | 1/O | 136 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 95 | I/O | I/O | 137 | I/O | I/O |
| 96 | 1/O | 1/O | 138 | I/O | 1/O |
| 97 | I/O | I/O | 139 | I/O | I/O |
| 98 | GND | GND | 140 | I/O | 1/O |
| 99 | I/O | I/O | 141 | GND | GND |
| 100 | I/O | I/O | 142 | I/O | I/O |
| 101 | I/O | 1/O | 143 | I/O | I/O |
| 102 | I/O | I/O | 144 | I/O | 1/O |
| 103 | GND | GND | 145 | I/O | 1/O |
| 104 | I/O | I/O | 146 | I/O | I/O |
| 105 | I/O | I/O | 147 | 1/O | I/O |
| 106 | GND | GND | 148 | PRA, I/O | PRA, I/O |
| 107 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 149 | I/O | I/O |
| 108 | GND | GND | 150 | CLKA, I/O | CLKA, I/O |
| 109 | $V_{C C}$ | $V_{C C}$ | 151 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 110 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 152 | GND | GND |
| 111 | I/O | I/O | 153 | I/O | I/O |
| 112 | I/O | I/O | 154 | CLKB, I/O | CLKB, I/O |
| 113 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 155 | I/O | I/O |
| 114 | I/O | I/O | 156 | PRB, I/O | PRB, I/O |
| 115 | I/O | 1/0 | 157 | I/O | I/O |
| 116 | 1/O | 1/O | 158 | I/O | I/O |
| 117 | I/O | 1/O | 159 | 1/O | 1/O |
| 118 | GND | GND | 160 | I/O | I/O |
| 119 | I/O | I/O | 161 | GND | GND |
| 120 | I/O | 1/O | 162 | I/O | I/O |
| 121 | I/O | I/O | 163 | I/O | I/O |
| 122 | I/O | I/O | 164 | 1/O | 1/O |
| 123 | GND | GND | 165 | 1/O | I/O |
| 124 | I/O | I/O | 166 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 125 | I/O | 1/O | 167 | I/O | I/O |
| 126 | 1/O | 1/O | 168 | I/O | I/O |
| 127 | I/O | 1/O | 169 | 1/O | 1/O |
| 128 | I/O | 1/0 | 170 | I/O | 1/O |
| 129 | 1/O | I/O | 171 | DCLK, I/O | DCLK, I/O |
| 130 | 1/O | 1/0 | 172 | I/O | I/O |

## Package Pin Assignments (continued)

 196-Pin CQFP (Top View)

196-Pin CQFP

| Pin Number | A1460A Function |
| :---: | :---: |
| 1 | GND |
| 2 | SDI, I/O |
| 3 | I/O |
| 4 | I/O |
| 5 | 1/O |
| 6 | I/O |
| 7 | I/O |
| 8 | I/O |
| 9 | I/O |
| 10 | I/O |
| 11 | MODE |
| 12 | $\mathrm{V}_{\text {CC }}$ |
| 13 | GND |
| 14 | I/O |
| 15 | 1/O |
| 16 | I/O |
| 17 | I/O |
| 18 | I/O |
| 19 | I/O |
| 20 | I/O |
| 21 | 1/O |
| 22 | I/O |
| 23 | I/O |
| 24 | I/O |
| 25 | I/O |
| 26 | 1/O |
| 27 | I/O |
| 28 | I/O |
| 29 | I/O |
| 30 | I/O |
| 31 | I/O |
| 32 | I/O |
| 33 | 1/O |
| 34 | I/O |
| 35 | I/O |
| 36 | I/O |
| 37 | GND |
| 38 | $\mathrm{V}_{\mathrm{CC}}$ |
| 39 | $\mathrm{V}_{\mathrm{CC}}$ |
| 40 | I/O |
| 41 | 1/O |
| 42 | I/O |
| 43 | I/O |


| Pin Number | A1460A Function |
| :---: | :---: |
| 44 | I/O |
| 45 | I/O |
| 46 | I/O |
| 47 | I/O |
| 48 | I/O |
| 49 | I/O |
| 50 | I/O |
| 51 | GND |
| 52 | GND |
| 53 | I/O |
| 54 | I/O |
| 55 | I/O |
| 56 | I/O |
| 57 | I/O |
| 58 | I/O |
| 59 | $\mathrm{V}_{\mathrm{CC}}$ |
| 60 | 1/O |
| 61 | I/O |
| 62 | I/O |
| 63 | I/O |
| 64 | GND |
| 65 | I/O |
| 66 | I/O |
| 67 | I/O |
| 68 | I/O |
| 69 | I/O |
| 70 | I/O |
| 71 | I/O |
| 72 | I/O |
| 73 | I/O |
| 74 | I/O |
| 75 | PRB, I/O |
| 76 | I/O |
| 77 | HCLK, I/O |
| 78 | I/O |
| 79 | I/O |
| 80 | 1/O |
| 81 | I/O |
| 82 | I/O |
| 83 | I/O |
| 84 | I/O |
| 85 | I/O |
| 86 | GND |


| Pin Number | A1460A Function |
| :---: | :---: |
| 87 | I/O |
| 88 | I/O |
| 89 | I/O |
| 90 | I/O |
| 91 | I/O |
| 92 | I/O |
| 93 | I/O |
| 94 | $\mathrm{V}_{\mathrm{CC}}$ |
| 95 | I/O |
| 96 | I/O |
| 97 | I/O |
| 98 | GND |
| 99 | I/O |
| 100 | IOPCL, I/O |
| 101 | GND |
| 102 | I/O |
| 103 | I/O |
| 104 | I/O |
| 105 | I/O |
| 106 | I/O |
| 107 | I/O |
| 108 | I/O |
| 109 | I/O |
| 110 | $\mathrm{V}_{\mathrm{CC}}$ |
| 111 | $\mathrm{V}_{\mathrm{CC}}$ |
| 112 | GND |
| 113 | I/O |
| 114 | I/O |
| 115 | I/O |
| 116 | I/O |
| 117 | I/O |
| 118 | I/O |
| 119 | I/O |
| 120 | I/O |
| 121 | I/O |
| 122 | I/O |
| 123 | I/O |
| 124 | I/O |
| 125 | I/O |
| 126 | I/O |
| 127 | I/O |
| 128 | I/O |
| 129 | I/O |

## 196-Pin CQFP (Continued)

| Pin Number | A1460A <br> Function |
| :---: | :---: |
| 130 | I/O |
| 131 | I/O |
| 132 | I/O |
| 133 | I/O |
| 134 | I/O |
| 135 | I/O |
| 136 | I/O |
| 137 | V CC $_{\text {GND }}$ |
| 138 | GND |
| 139 | VCC |
| 140 | I/O |
| 141 | I/O |
| 142 | I/O |
| 143 | I/O |
| 144 | I/O |
| 145 | I/O |
| 146 | I/O |
| 147 | IOCLK, I/O |
| 148 | GND |
| 149 | I/O |
| 150 | I/O |
| 151 | I/O |
| 152 |  |


| Pin Number | A1460A <br> Function |
| :---: | :---: |
| 153 | I/O |
| 154 | I/O |
| 155 | V CC $^{\text {I }}$ |
| 156 | I/O |
| 157 | I/O |
| 158 | I/O |
| 159 | I/O |
| 160 | I/O |
| 161 | I/O |
| 162 | GND |
| 163 | I/O |
| 164 | I/O |
| 165 | I/O |
| 166 | I/O |
| 167 | I/O |
| 168 | I/O |
| 169 | I/O |
| 170 | I/O |
| 171 | I/O |
| 172 | CLKA, I/O |
| 173 | CLKB, I/O |
| 174 | PRA, I/O |
| 175 | I/O |


| Pin Number | A1460A <br> Function |
| :---: | :---: |
| 176 | $\mathrm{I} / \mathrm{O}$ |
| 177 | $\mathrm{I} / \mathrm{O}$ |
| 178 | $\mathrm{I} / \mathrm{O}$ |
| 179 | $\mathrm{I} / \mathrm{O}$ |
| 180 | $\mathrm{I} / \mathrm{O}$ |
| 181 | $\mathrm{I} / \mathrm{O}$ |
| 182 | $\mathrm{I} / \mathrm{O}$ |
| 183 | GND |
| 184 | $\mathrm{I} / \mathrm{O}$ |
| 185 | $\mathrm{I} / \mathrm{O}$ |
| 186 | $\mathrm{I} / \mathrm{O}$ |
| 187 | $\mathrm{I} / \mathrm{O}$ |
| 188 | $\mathrm{I} / \mathrm{O}$ |
| 189 | V CC |
| 190 | $\mathrm{I} / \mathrm{O}$ |
| 191 | $\mathrm{I} / \mathrm{O}$ |
| 192 | $\mathrm{I} / \mathrm{O}$ |
| 193 | GND |
| 194 | $\mathrm{I} / \mathrm{O}$ |
| 195 | $\mathrm{I} / \mathrm{O}$ |
| 196 | DCLK, I/O |

## Package Pin Assignments (continued)

208-Pin CQFP (Top View)


## 208-Pin CQFP

| Pin Number | A32100DX Function |
| :---: | :---: |
| 1 | GND |
| 2 | $V_{\text {CC }}$ |
| 3 | MODE |
| 4 | I/O |
| 5 | I/O |
| 6 | I/O |
| 7 | I/O |
| 8 | I/O |
| 9 | I/O |
| 10 | I/O |
| 11 | I/O |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | I/O |
| 16 | I/O |
| 17 | $\mathrm{V}_{\mathrm{CC}}$ |
| 18 | I/O |
| 19 | I/O |
| 20 | I/O |
| 21 | I/O |
| 22 | GND |
| 23 | I/O |
| 24 | I/O |
| 25 | I/O |
| 26 | I/O |
| 27 | GND |
| 28 | $V_{C C}$ |
| 29 | $\mathrm{V}_{\mathrm{CC}}$ |
| 30 | I/O |
| 31 | I/O |
| 32 | $\mathrm{V}_{\mathrm{CC}}$ |
| 33 | I/O |
| 34 | 1/O |
| 35 | I/O |
| 36 | I/O |
| 37 | I/O |
| 38 | I/O |
| 39 | I/O |
| 40 | I/O |
| 41 | 1/O |
| 42 | I/O |
| 43 | I/O |


| Pin Number | $\begin{aligned} & \text { A32100DX } \\ & \text { Function } \end{aligned}$ |
| :---: | :---: |
| 44 | I/O |
| 45 | I/O |
| 46 | I/O |
| 47 | I/O |
| 48 | I/O |
| 49 | I/O |
| 50 | I/O |
| 51 | I/O |
| 52 | GND |
| 53 | GND |
| 54 | TMS, I/O |
| 55 | TDI, I/O |
| 56 | I/O |
| 57 | I/O (WD) |
| 58 | I/O (WD) |
| 59 | I/O |
| 60 | $\mathrm{V}_{\mathrm{Cc}}$ |
| 61 | I/O |
| 62 | I/O |
| 63 | I/O |
| 64 | I/O |
| 65 | QCLKA, I/O |
| 66 | I/O (WD) |
| 67 | I/O (WD) |
| 68 | I/O |
| 69 | I/O |
| 70 | I/O (WD) |
| 71 | I/O (WD) |
| 72 | I/O |
| 73 | I/O |
| 74 | I/O |
| 75 | I/O |
| 76 | I/O |
| 77 | I/O |
| 78 | GND |
| 79 | $\mathrm{V}_{\mathrm{CC}}$ |
| 80 | $\mathrm{V}_{\mathrm{CC}}$ |
| 81 | I/O |
| 82 | I/O |
| 83 | I/O |
| 84 | I/O |
| 85 | I/O (WD) |
| 86 | I/O (WD) |


| Pin Number | A32100DX Function |
| :---: | :---: |
| 87 | I/O |
| 88 | I/O |
| 89 | I/O |
| 90 | I/O |
| 91 | QCLKB, I/O |
| 92 | I/O |
| 93 | I/O (WD) |
| 94 | I/O (WD) |
| 95 | I/O |
| 96 | I/O |
| 97 | I/O |
| 98 | $\mathrm{V}_{\mathrm{CC}}$ |
| 99 | I/O |
| 100 | I/O (WD) |
| 101 | I/O (WD) |
| 102 | I/O |
| 103 | SDO, I/O |
| 104 | I/O |
| 105 | GND |
| 106 | $\mathrm{V}_{\mathrm{CC}}$ |
| 107 | I/O |
| 108 | I/O |
| 109 | I/O |
| 110 | I/O |
| 111 | I/O |
| 112 | I/O |
| 113 | I/O |
| 114 | I/O |
| 115 | I/O |
| 116 | I/O |
| 117 | I/O |
| 118 | I/O |
| 119 | I/O |
| 120 | I/O |
| 121 | I/O |
| 122 | I/O |
| 123 | I/O |
| 124 | I/O |
| 125 | I/O |
| 126 | GND |
| 127 | I/O |
| 128 | TCK, I/O |
| 129 | GND |

208-Pin CQFP (Continued)

| Pin Number | A32100DX Function | Pin Number | A32100DX Function |
| :---: | :---: | :---: | :---: |
| 130 | $\mathrm{V}_{\mathrm{CC}}$ | 157 | GND |
| 131 | GND | 158 | I/O |
| 132 | $V_{C C}$ | 159 | SDI, I/O |
| 133 | $\mathrm{V}_{\mathrm{CC}}$ | 160 | I/O |
| 134 | I/O | 161 | I/O (WD) |
| 135 | I/O | 162 | I/O (WD) |
| 136 | $\mathrm{V}_{\mathrm{CC}}$ | 163 | I/O |
| 137 | I/O | 164 | $\mathrm{V}_{\mathrm{CC}}$ |
| 138 | I/O | 165 | I/O |
| 139 | I/O | 166 | I/O |
| 140 | I/O | 167 | I/O |
| 141 | I/O | 168 | I/O (WD) |
| 142 | I/O | 169 | I/O (WD) |
| 143 | I/O | 170 | I/O |
| 144 | I/O | 171 | QCLKD, I/O |
| 145 | I/O | 172 | I/O |
| 146 | I/O | 173 | I/O |
| 147 | I/O | 174 | I/O |
| 148 | I/O | 175 | I/O |
| 149 | I/O | 176 | I/O (WD) |
| 150 | GND | 177 | I/O (WD) |
| 151 | I/O | 178 | PRA, I/O |
| 152 | I/O | 179 | I/O |
| 153 | I/O | 180 | CLKA, I/O |
| 154 | I/O | 181 | I/O |
| 155 | I/O | 182 | $\mathrm{V}_{\mathrm{CC}}$ |
| 156 | I/O | 183 | $\mathrm{V}_{\mathrm{CC}}$ |


| Pin Number | A32100DX <br> Function |
| :---: | :---: |
| 184 | GND |
| 185 | I/O |
| 186 | CLKB, I/O |
| 187 | I/O |
| 188 | PRB, I/O |
| 189 | I/O |
| 190 | I/O (WD) |
| 191 | I/O (WD) |
| 192 | I/O |
| 193 | I/O |
| 194 | I/O (WD) |
| 195 | QCLKC, I/O |
| 196 | I/O |
| 197 | I/O |
| 198 | I/O |
| 199 | I/O |
| 200 | I/O |
| 201 | VCC |
| 202 | I/O (WD) |
| 203 | I/O (WD) |
| 204 | I/O |
| 205 | I/O |
| 206 | DCLK, I/O |
| 207 | I/O |
| 208 |  |

## Package Pin Assignments (continued)

## 256-Pin CQFP (Top View)



256-Pin CQFP

| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A14100A Function | A32200DX Function |
| :---: | :---: | :---: |
| 1 | GND | NC |
| 2 | SDI, I/O | GND |
| 3 | I/O | I/O |
| 4 | I/O | 1/O |
| 5 | I/O | I/O |
| 6 | I/O | 1/O |
| 7 | I/O | 1/O |
| 8 | I/O | 1/O |
| 9 | I/O | I/O |
| 10 | I/O | GND |
| 11 | MODE | I/O |
| 12 | I/O | 1/O |
| 13 | I/O | 1/O |
| 14 | I/O | I/O |
| 15 | I/O | I/O |
| 16 | I/O | I/O |
| 17 | I/O | I/O |
| 18 | I/O | 1/O |
| 19 | I/O | I/O |
| 20 | I/O | I/O |
| 21 | I/O | I/O |
| 22 | I/O | I/O |
| 23 | I/O | 1/O |
| 24 | I/O | 1/O |
| 25 | I/O | I/O |
| 26 | I/O | $\mathrm{V}_{\mathrm{CC}}$ |
| 27 | I/O | I/O |
| 28 | $\mathrm{V}_{\mathrm{CC}}$ | I/O |
| 29 | GND | $\mathrm{V}_{\mathrm{CC}}$ |
| 30 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 31 | GND | GND |
| 32 | I/O | $V_{C C}$ |
| 33 | I/O | GND |
| 34 | I/O | TCK, I/O |
| 35 | I/O | I/O |
| 36 | I/O | GND |
| 37 | I/O | I/O |
| 38 | I/O | I/O |
| 39 | I/O | 1/O |
| 40 | I/O | I/O |
| 41 | I/O | I/O |
| 42 | I/O | I/O |
| 43 | I/O | I/O |
| 44 | I/O | 1/O |


| Pin Number | A14100A Function | A32200DX Function |
| :---: | :---: | :---: |
| 45 | I/O | I/O |
| 46 | $\mathrm{V}_{\mathrm{CC}}$ | I/O |
| 47 | I/O | I/O |
| 48 | I/O | GND |
| 49 | I/O | I/O |
| 50 | I/O | I/O |
| 51 | I/O | I/O |
| 52 | I/O | I/O |
| 53 | I/O | I/O |
| 54 | I/O | I/O |
| 55 | I/O | I/O |
| 56 | I/O | I/O |
| 57 | I/O | I/O |
| 58 | I/O | I/O |
| 59 | GND | I/O |
| 60 | I/O | $\mathrm{V}_{\mathrm{CC}}$ |
| 61 | I/O | GND |
| 62 | I/O | GND |
| 63 | I/O | NC |
| 64 | I/O | NC |
| 65 | I/O | NC |
| 66 | I/O | I/O |
| 67 | I/O | SDO, I/O |
| 68 | I/O | I/O |
| 69 | I/O | I/O (WD) |
| 70 | I/O | I/O (WD) |
| 71 | I/O | I/O |
| 72 | I/O | $\mathrm{V}_{\mathrm{Cc}}$ |
| 73 | I/O | I/O |
| 74 | I/O | I/O |
| 75 | I/O | I/O |
| 76 | 1/O | I/O (WD) |
| 77 | I/O | GND |
| 78 | I/O | I/O (WD) |
| 79 | I/O | I/O |
| 80 | I/O | QCLKB, I/O |
| 81 | I/O | I/O |
| 82 | I/O | I/O |
| 83 | I/O | I/O |
| 84 | I/O | I/O |
| 85 | I/O | I/O |
| 86 | I/O | I/O |
| 87 | I/O | I/O (WD) |
| 88 | I/O | I/O (WD) |


| Pin Number | A14100A Function | $\begin{aligned} & \text { A32200DX } \\ & \text { Function } \end{aligned}$ |
| :---: | :---: | :---: |
| 89 | I/O | I/O |
| 90 | PRB, I/O | I/O |
| 91 | GND | I/O |
| 92 | $\mathrm{V}_{\mathrm{CC}}$ | I/O |
| 93 | GND | I/O |
| 94 | $\mathrm{V}_{\mathrm{CC}}$ | I/O |
| 95 | I/O | $\mathrm{V}_{\mathrm{CC}}$ |
| 96 | HCLK, I/O | $\mathrm{V}_{\mathrm{CC}}$ |
| 97 | I/O | GND |
| 98 | I/O | GND |
| 99 | I/O | I/O |
| 100 | I/O | I/O |
| 101 | I/O | I/O |
| 102 | I/O | I/O |
| 103 | I/O | I/O |
| 104 | I/O | I/O |
| 105 | I/O | I/O (WD) |
| 106 | 1/O | I/O (WD) |
| 107 | I/O | I/O |
| 108 | I/O | I/O |
| 109 | I/O | I/O (WD) |
| 110 | GND | I/O (WD) |
| 111 | I/O | I/O |
| 112 | I/O | QCLKA, I/O |
| 113 | I/O | I/O |
| 114 | I/O | GND |
| 115 | I/O | I/O |
| 116 | I/O | I/O |
| 117 | I/O | I/O |
| 118 | I/O | I/O |
| 119 | 1/O | $\mathrm{V}_{\mathrm{CC}}$ |
| 120 | I/O | I/O |
| 121 | I/O | I/O (WD) |
| 122 | 1/O | I/O (WD) |
| 123 | I/O | I/O |
| 124 | I/O | I/O |
| 125 | I/O | TDI, I/O |
| 126 | I/O | TMS, I/O |
| 127 | IOPCL, I/O | GND |
| 128 | GND | NC |
| 129 | I/O | NC |
| 130 | I/O | NC |
| 131 | I/O | GND |
| 132 | 1/O | I/O |

## 256-Pin CQFP (Continued)

| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A14100A Function | $\begin{aligned} & \text { A32200DX } \\ & \text { Function } \end{aligned}$ |
| :---: | :---: | :---: |
| 133 | I/O | I/O |
| 134 | I/O | 1/0 |
| 135 | I/O | 1/O |
| 136 | I/O | 1/O |
| 137 | I/O | I/O |
| 138 | I/O | I/O |
| 139 | I/O | GND |
| 140 | I/O | I/O |
| 141 | $\mathrm{V}_{\mathrm{CC}}$ | 1/O |
| 142 | I/O | I/O |
| 143 | I/O | I/O |
| 144 | I/O | I/O |
| 145 | I/O | I/O |
| 146 | I/O | I/O |
| 147 | I/O | I/O |
| 148 | I/O | I/O |
| 149 | I/O | I/O |
| 150 | I/O | I/O |
| 151 | I/O | I/O |
| 152 | I/O | I/O |
| 153 | I/O | I/O |
| 154 | I/O | I/O |
| 155 | 1/O | $\mathrm{V}_{\mathrm{Cc}}$ |
| 156 | I/O | I/O |
| 157 | I/O | I/O |
| 158 | GND | $\mathrm{V}_{\mathrm{CC}}$ |
| 159 | $V_{C C}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 160 | GND | GND |
| 161 | $\mathrm{V}_{\mathrm{CC}}$ | I/O |
| 162 | I/O | 1/0 |
| 163 | I/O | I/O |
| 164 | 1/O | I/O |
| 165 | I/O | GND |
| 166 | I/O | I/O |
| 167 | I/O | I/O |
| 168 | I/O | I/O |
| 169 | I/O | I/O |
| 170 | I/O | $\mathrm{V}_{\mathrm{CC}}$ |
| 171 | I/O | I/O |
| 172 | I/O | I/O |
| 173 | I/O | I/O |
| 174 | $\mathrm{V}_{\mathrm{CC}}$ | 1/O |


| Pin Number | A14100A Function | $\begin{gathered} \hline \text { A32200DX } \\ \text { Function } \end{gathered}$ |
| :---: | :---: | :---: |
| 175 | GND | I/O |
| 176 | GND | I/O |
| 177 | I/O | I/O |
| 178 | I/O | I/O |
| 179 | I/O | I/O |
| 180 | I/O | GND |
| 181 | I/O | I/O |
| 182 | I/O | I/O |
| 183 | I/O | I/O |
| 184 | I/O | 1/O |
| 185 | I/O | I/O |
| 186 | I/O | I/O |
| 187 | I/O | I/O |
| 188 | IOCLK, I/O | MODE |
| 189 | GND | $V_{C C}$ |
| 190 | I/O | GND |
| 191 | I/O | NC |
| 192 | I/O | NC |
| 193 | I/O | NC |
| 194 | I/O | I/O |
| 195 | I/O | DCLK, I/O |
| 196 | I/O | I/O |
| 197 | I/O | I/O |
| 198 | 1/O | 1/O |
| 199 | I/O | I/O (WD) |
| 200 | I/O | I/O (WD) |
| 201 | 1/0 | $\mathrm{V}_{\mathrm{CC}}$ |
| 202 | I/O | I/O |
| 203 | I/O | I/O |
| 204 | I/O | I/O |
| 205 | I/O | I/O |
| 206 | I/O | GND |
| 207 | I/O | I/O |
| 208 | I/O | I/O |
| 209 | I/O | QCLKC, I/O |
| 210 | I/O | I/O |
| 211 | I/O | I/O (WD) |
| 212 | 1/O | I/O (WD) |
| 213 | I/O | I/O |
| 214 | I/O | I/O |
| 215 | I/O | I/O (WD) |
| 216 | I/O | I/O (WD) |


| Pin Number | A14100A Function | $\begin{gathered} \hline \text { A32200DX } \\ \text { Function } \end{gathered}$ |
| :---: | :---: | :---: |
| 217 | I/O | I/O |
| 218 | I/O | PRB, I/O |
| 219 | CLKA, I/O | I/O |
| 220 | CLKB, I/O | CLKB, I/O |
| 221 | $\mathrm{V}_{\mathrm{CC}}$ | I/O |
| 222 | GND | GND |
| 223 | $V_{C C}$ | GND |
| 224 | GND | $V_{\text {CC }}$ |
| 225 | PRA, I/O | $\mathrm{V}_{\mathrm{CC}}$ |
| 226 | I/O | I/O |
| 227 | I/O | CLKA, I/O |
| 228 | I/O | I/O |
| 229 | I/O | PRA, I/O |
| 230 | I/O | I/O |
| 231 | I/O | I/O |
| 232 | I/O | I/O (WD) |
| 233 | 1/O | I/O (WD) |
| 234 | I/O | I/O |
| 235 | I/O | 1/O |
| 236 | I/O | I/O |
| 237 | I/O | I/O |
| 238 | I/O | I/O |
| 239 | I/O | I/O |
| 240 | GND | QCLKD, I/O |
| 241 | I/O | I/O |
| 242 | 1/O | I/O (WD) |
| 243 | I/O | GND |
| 244 | 1/O | I/O (WD) |
| 245 | 1/O | I/O |
| 246 | I/O | I/O |
| 247 | I/O | I/O |
| 248 | I/O | $\mathrm{V}_{\mathrm{CC}}$ |
| 249 | I/O | I/O |
| 250 | I/O | I/O (WD) |
| 251 | 1/O | I/O (WD) |
| 252 | I/O | I/O |
| 253 | I/O | SDI, I/O |
| 254 | I/O | I/O |
| 255 | I/O | GND |
| 256 | DCLK, I/O | NC |

## Package Mechanical Drawings

## 84-Pin CPGA



## Notes:

1. All dimensions are in inches unless otherwise stated.
2. BSC—Basic Spacing between Centers. This is a theoretical true position dimension and so has no tolerance.

## Package Mechanical Drawings (continued)

## 132-Pin CPGA



Notes:

1. All dimensions are in inches unless otherwise stated.
2. BSC—Basic Spacing between Centers. This is a theoretical true position dimension and so has no tolerance.

## Package Mechanical Drawings (continued)

## 133-Pin CPGA



Bottom View

## Notes:

1. All dimensions are in inches unless otherwise stated.
2. BSC—Basic Spacing between Centers. This is a theoretical true position dimension and so has no tolerance.

## Package Mechanical Drawings (continued)

## 176-Pin CPGA



## Notes:

1. All dimensions are in inches unless otherwise stated.
2. BSC—Basic Spacing between Centers. This is a theoretical true position dimension and so has no tolerance.

## Package Mechanical Drawings (continued)

## 207-Pin CPGA



## Notes:

1. All dimensions are in inches unless otherwise stated.
2. BSC—Basic Spacing between Centers. This is a theoretical true position dimension and so has no tolerance.

## Package Mechanical Drawings (continued)

## 257-Pin CPGA



## Notes:

1. All dimensions are in inches unless otherwise stated.
2. BSC—Basic Spacing between Centers. This is a theoretical true position dimension and so has no tolerance.

## Package Mechanical Drawings (continued)

## 84-Pin CQFP



Notes:

1. Seal ring and lid are connected to Ground.
2. Lead material is Kovar with minimum 50 microinches gold plate over nickel.
3. Packages are shipped unformed with the ceramic tie bar in a test carrier.

## Package Mechanical Drawings (continued)

## 132-Pin, 172-Pin, 196-Pin, 208-Pin, and 256-Pin CQFP (Cavity Up)



## Notes:

1. Outside leadframe holes (from dimension H) are circular for the CQ208 and CQ256.
2. Seal ring and lid are connected to Ground.
3. Lead material is Kovar with minimum 50 microinches gold plate over nickel.
4. Packages are shipped unformed with the ceramic tie bar.
5. 32200DX - CQ208 has a heat sink on the back.

CQFP (Ceramic Quad Flat Pack)

|  | CQFP 84 |  |  | CQFP 132 |  |  | CQFP 172 |  |  | CQFP 196 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Min. | Nom. | Max. | Min. | Nom. | Max. | Min. | Nom. | Max. | Min. | Nom. | Max. |
| A | 0.070 | 0.090 | 0.100 | 0.094 | 0.105 | 0.116 | 0.094 | 0.105 | 0.116 | 0.094 | 0.105 | 0.116 |
| A1 | 0.060 | 0.075 | 0.080 | 0.080 | 0.090 | 0.100 | 0.080 | 0.090 | 0.100 | 0.080 | 0.090 | 0.100 |
| b | 0.008 | 0.010 | 0.012 | 0.007 | 0.008 | 0.010 | 0.007 | 0.008 | 0.010 | 0.007 | 0.008 | 0.010 |
| C | 0.004 | 0.006 | 0.008 | 0.004 | 0.006 | 0.008 | 0.004 | 0.006 | 0.008 | 0.004 | 0.006 | 0.008 |
| D1/E1 | 0.640 | 0.650 | 0.660 | 0.940 | 0.950 | 0.960 | 1.168 | 1.180 | 1.192 | 1.336 | 1.350 | 1.364 |
| D2/E2 | 0.500 BSC |  |  | 0.800 BSC |  |  | 1.050 BSC |  |  | 1.200 BSC |  |  |
| e | 0.025 BSC |  |  | 0.025 BSC |  |  | 0.025 BSC |  |  | 0.025 BSC |  |  |
| F | 0.130 | 0.140 | 0.150 | 0.325 | 0.350 | 0.375 | 0.175 | 0.200 | 0.225 | 0.175 | 0.200 | 0.225 |
| H | 1.460 BSC |  |  | 2.320 BSC |  |  | 2.320 BSC |  |  | 2.320 BSC |  |  |
| K | - |  |  | 2.140 BSC |  |  | 2.140 BSC |  |  | 2.140 BSC |  |  |
| L1 | 1.595 | 1.600 | 1.615 | 2.485 | 2.500 | 2.505 | 2.485 | 2.495 | 2.505 | 2.485 | 2.495 | 2.505 |

Note:

1. All dimensions are in inches except CQ208 and CQ256, which are in millimeters.
2. BSC equals Basic Spacing between Centers. This is a theoretical true position dimension and so has no tolerance.

## CQFP (Ceramic Quad Flat Pack)

|  | CQFP 208 |  |  | CQFP 256 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Min. | Nom. | Max. | Min. | Nom. | Max. |
| A | 2.78 | 3.17 | 3.56 | 2.28 | 2.67 | 3.06 |
| A1 | 2.43 | 2.79 | 3.15 | 1.93 | 2.29 | 2.65 |
| b | 0.18 | 0.20 | 0.22 | 0.18 | 0.20 | 0.22 |
| C | 0.11 | 0.15 | 0.17 | 0.11 | 0.15 | 0.18 |
| D1/E1 | 28.96 | 29.21 | 29.46 | 35.64 | 36.00 | 36.36 |
| D2/E2 | 25.5 BSC |  |  | 31.5 BSC |  |  |
| e | 0.50 BSC |  |  | 0.50 BSC |  |  |
| F | 7.05 | 7.75 | 8.45 | 7.05 | 7.75 | 8.45 |
| H | 70.00 BSC |  |  | 70.00 BSC |  |  |
|  | 65.90 BSC |  |  | 65.90 BSC |  |  |
|  | 74.60 | 75.00 | 75.40 | 74.60 | 75.00 | 75.40 |

## Note:

1. All dimensions are in inches except CQ208 and CQ256, which are in millimeters.
2. BSC equals Basic Spacing between Centers. This is a theoretical true position dimension and so has no tolerance.

Actel and the Actel logo are registered trademarks of Actel Corporation.
All other trademarks are the property of their owners.

http://www.actel.com

Actel Europe Ltd.
Daneshill House, Lutyens Close
Basingstoke, Hampshire RG24 8AG
United Kingdom
Tel: +44-(0)125-630-5600
Fax: +44-(0)125-635-5420

## Actel Corporation

955 East Arques Avenue
Sunnyvale, California 94086 USA
Tel: (408) 739-1010
Fax: (408) 739-1540

Actel Asia-Pacific
EXOS Ebisu Bldg. 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150 Japan
Tel: +81-(0)3-3445-7671
Fax: +81-(0)3-3445-7668

