

## 128Kx8 MONOLITHIC FLASH, SMD 5962-96690

### FEATURES


- Access Times of 50\*, 60, 70, 90, 120, 150ns
- Packaging
  - 32 lead, Hermetic Ceramic, 0.400" SOJ (Package 101)
  - 32 pin, Hermetic Ceramic, 0.600" DIP (Package 300)
  - 32 lead, Flatpack (Package 220)
  - 32 lead, Formed Flatpack (Package 221)
  - 32 pin, Rectangular Ceramic Leadless Chip Carrier (Package 601)
- 100,000 Erase/Program Cycles Minimum
- Sector Erase Architecture
  - 8 equal size sectors of 16KBytes each
  - Any combination of sectors can be concurrently erased. Also supports full chip erase
- Organized as 128Kx8
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Programming. 5V ± 10% Supply.
- Low Power CMOS
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Page Program Operation and Internal Program Control Time.

This product is subject to change without notice.


Note: For programming information refer to Flash Programming 1M5 Application Note.

\* The access time of 50ns is available in Industrial and Commercial temperature ranges only.

### PIN CONFIGURATION FOR WMF128K8-XXX5



### PIN CONFIGURATION FOR WMF128K8-XCLX5



### PIN DESCRIPTION

A0-16	Address Inputs
I/O0-7	Data Input/Output
CS#	Chip Select
OE#	Output Enable
WE#	Write Enable
Vcc	+5.0V Power
Vss	Ground

**ABSOLUTE MAXIMUM RATINGS (1)**

Parameter		Unit
Operating Temperature	-55 to +125	°C
Supply Voltage ( $V_{CC}$ )	-2.0 to +7.0	V
Signal Voltage Range (any pin except A9) (2)	-2.0 to +7.0	V
Storage Temperature Range	-65 to +150	°C
Lead Temperature (soldering, 10 seconds)	+300	°C
Data Retention Mil Temp	10	years
Endurance (write/erase cycles) (Mil Temp)	10,000 min	cycles
A9 Voltage for sector protect ( $V_{ID}$ ) (3)	-2.0 to +14.0	V

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.5	V
Input High Voltage	$V_{IH}$	2.0	$V_{CC} + 0.5$	V
Input Low Voltage	$V_{IL}$	-0.5	+0.8	V
Operating Temp. (Mil.)	$T_A$	-55	+125	°C
Operating Temp. (Ind.)	$T_A$	-40	+85	°C
A9 Voltage for Sector Protect	$V_{ID}$	11.5	12.5	V

**NOTES:**

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may overshoot  $V_{SS}$  to -2.0 V for periods of up to 20ns. Maximum DC voltage on output and I/O pins is  $V_{CC} + 0.5V$ . During voltage transitions, outputs may overshoot to  $V_{CC} + 2.0 V$  for periods of up to 20ns.
- Minimum DC input voltage on A9 pin is -0.5V. During voltage transitions, A9 may overshoot  $V_{SS}$  to -2V for periods of up to 20ns. Maximum DC input voltage on A9 is +13.5V which may overshoot to 14.0 V for periods up to 20ns.

**CAPACITANCE**
 $T_A = +25^\circ\text{C}$ 

Parameter	Symbol	Conditions	Max	Unit
Address Input capacitance	$C_{AD}$	$V_{IO} = 0 V, f = 1.0 \text{ MHz}$	15	pF
Output Enable capacitance	$C_{OE}$	$V_{IN} = 0 V, f = 1.0 \text{ MHz}$	15	pF
Write Enable capacitance	$C_{WE}$	$V_{IN} = 0 V, f = 1.0 \text{ MHz}$	15	pF
Chip Select capacitance	$C_{CS}$	$V_{IN} = 0 V, f = 1.0 \text{ MHz}$	15	pF
Data I/O capacitance	$C_{IO}$	$V_{IO} = 0 V, f = 1.0 \text{ MHz}$	15	pF


This parameter is guaranteed by design but not tested.

**DC CHARACTERISTICS — CMOS COMPATIBLE**
 $V_{CC} = 5.0V, V_{SS} = 0V, -55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ 

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	$I_{LI}$	$V_{CC} = 5.5, V_{IN} = \text{GND to } V_{CC}$		10	$\mu\text{A}$
Output Leakage Current	$I_{LO}$	$V_{CC} = 5.5, V_{IN} = \text{GND to } V_{CC}$		10	$\mu\text{A}$
$V_{CC}$ Active Current for Read (1)	$I_{CC1}$	$CS\# = V_{IL}, OE\# = V_{IH}$		35	mA
$V_{CC}$ Active Current for Program or Erase (2)	$I_{CC2}$	$CS\# = V_{IL}, OE\# = V_{IH}$		50	mA
$V_{CC}$ Standby Current	$I_{CC3}$	$V_{CC} = 5.5, CS\# = V_{IH}, f = 5\text{MHz}$		1.6	mA
Output Low Voltage	$V_{OL}$	$I_{OL} = 8.0 \text{ mA}, V_{CC} = 4.5$		0.45	V
Output High Voltage	$V_{OH1}$	$I_{OH} = -2.5 \text{ mA}, V_{CC} = 4.5$	$0.85 \times V_{CC}$		V
Output High Voltage	$V_{OH2}$	$I_{OH} = -100 \mu\text{A}, V_{CC} = 4.5$	$V_{CC} - 0.4$		V
Low $V_{CC}$ Lock-Out Voltage	$V_{LKO}$		3.2		V

**NOTES:**

- The  $I_{CC}$  current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 2 mA/MHz, with OE# at  $V_{IH}$ .
- $I_{CC}$  active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions:  $V_{IL} = 0.3V, V_{IH} = V_{CC} - 0.3V$

**AC TEST CIRCUIT**

**AC TEST CONDITIONS**

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

**NOTES:**

$V_Z$  is programmable from -2V to +7V.  
 $I_{OL}$  &  $I_{OH}$  programmable from 0 to 16mA.  
 Tester Impedance  $Z_0 = 75 \Omega$ .  
 $V_Z$  is typically the midpoint of  $V_{OH}$  and  $V_{OL}$ .  
 $I_{OL}$  &  $I_{OH}$  are adjusted to simulate a typical resistive load circuit.  
 ATE tester includes jig capacitance.

**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, WE# CONTROLLED**
 $V_{CC} = 5.0V, V_{SS} = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$ 

Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>AVAV</sub>	t <sub>WC</sub>	50		60		70		90		120		150		ns
Chip Select Setup Time	t <sub>ELWL</sub>	t <sub>CS</sub>	0		0		0		0		0		0		ns
Write Enable Pulse Width	t <sub>WLWH</sub>	t <sub>WP</sub>	25		30		35		45		50		50		ns
Address Setup Time	t <sub>AVWH</sub>	t <sub>AS</sub>	0		0		0		0		0		0		ns
Data Setup Time	t <sub>DVWH</sub>	t <sub>DS</sub>	25		30		30		45		50		50		ns
Data Hold Time	t <sub>WHDX</sub>	t <sub>DH</sub>	0		0		0		0		0		0		ns
Address Hold Time	t <sub>WHAX</sub>	t <sub>AH</sub>	40		45		45		45		50		50		ns
Chip Select Hold Time	t <sub>WHEH</sub>	t <sub>CH</sub>	0		0		0		0		0		0		ns
Write Enable Pulse Width High	t <sub>WHWL</sub>	t <sub>WPH</sub>	20		20		20		20		20		20		ns
Duration of Byte Programming Operation (min)	t <sub>WHWH1</sub>		14		14		14		14		14		14		μs
Sector Erase Time	t <sub>WHWH2</sub>		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	sec
Read Recovery Time before Write	t <sub>GHWL</sub>		0		0		0		0		0		0		ms
V <sub>CC</sub> Set-up Time		t <sub>VCS</sub>	50		50		50		50		50		50		μs
Chip Programming Time				12.5		12.5		12.5		12.5		12.5		12.5	sec
Output Enable Setup Time		t <sub>OES</sub>	0		0		0		0		0		0		ns
Output Enable Hold Time (1)		t <sub>OEH</sub>	10		10		10		10		10		10		ns

NOTES:

- For Toggle and Data# Polling.

**AC CHARACTERISTICS – READ ONLY OPERATIONS**
 $V_{CC} = 5.0V, V_{SS} = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$ 


Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>AVAV</sub>	t <sub>RC</sub>	50		60		70		90		120		150		ns
Address Access Time	t <sub>AVQV</sub>	t <sub>ACC</sub>		50		60		70		90		120		150	ns
Chip Select Access Time	t <sub>ELQV</sub>	t <sub>CE</sub>		50		60		70		90		120		150	ns
OE# to Output Valid	t <sub>GLQV</sub>	t <sub>OE</sub>		25		30		35		40		50		55	ns
Chip Select to Output High Z (1)	t <sub>EHQZ</sub>	t <sub>DF</sub>		20		20		20		25		30		35	ns
OE# High to Output High Z (1)	t <sub>GHQZ</sub>	t <sub>DF</sub>		20		20		20		25		30		35	ns
Output Hold from Address, CS# or OE# Change, whichever is First	t <sub>AXQX</sub>	t <sub>OH</sub>	0		0		0		0		0		0		ns


NOTES:


- Guaranteed by design, but not tested


**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, CS# CONTROLLED**
 $V_{CC} = 5.0V, V_{SS} = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$ 

Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>AVAV</sub>	t <sub>WC</sub>	50		60		70		90		120		150		ns
WE# Setup Time	t <sub>WLEL</sub>	t <sub>WS</sub>	0		0		0		0		0		0		ns
CS# Pulse Width	t <sub>LELH</sub>	t <sub>CP</sub>	25		30		35		45		50		50		ns
Address Setup Time	t <sub>AVEL</sub>	t <sub>AS</sub>	0		0		0		0		0		0		ns
Data Setup Time	t <sub>DVEH</sub>	t <sub>DS</sub>	25		30		30		45		50		50		ns
Data Hold Time	t <sub>EHDX</sub>	t <sub>DH</sub>	0		0		0		0		0		0		ns
Address Hold Time	t <sub>ELAX</sub>	t <sub>AH</sub>	40		45		45		45		50		50		ns
WE# Hold from WE# High	t <sub>EHWH</sub>	t <sub>WH</sub>	0		0		0		0		0		0		ns
CS# Pulse Width High	t <sub>EHEL</sub>	t <sub>CPH</sub>	20		20		20		20		20		20		ns
Duration of Programming Operation	t <sub>WHWH1</sub>		14		14		14		14		14		14		μs
Duration of Erase Operation	t <sub>WHWH2</sub>		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	sec
Read Recovery before Write	t <sub>GHEL</sub>		0		0		0		0		0		0		ns
Chip Programming Time				12.5		12.5		12.5		12.5		12.5		12.5	sec

**AC WAVEFORMS FOR READ OPERATIONS**



**WRITE/ERASE/PROGRAM OPERATION, WE# CONTROLLED**


**AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS**




**AC WAVEFORMS FOR DATA# POLLING DURING EMBEDDED ALGORITHM OPERATIONS**






## ALTERNATE CS# CONTROLLED PROGRAMMING OPERATION TIMINGS








**PACKAGE 101 – 32 LEAD, CERAMIC SOJ**

**PACKAGE 220 – 32 LEAD, CERAMIC FLATPACK**


**PACKAGE 221 – 32 LEAD, FORMED CERAMIC FLATPACK**

**PACKAGE 300 – 32 PIN, CERAMIC DIP, SINGLE CAVITY SIDE BRAZED**




## PACKAGE 601 – 32 PIN, RECTANGULAR CERAMIC LEADLESS CHIP CARRIER



32PinCLCCpkgdim.eps

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



## ORDERING INFORMATION

**W M F 128K8 - XXX X X 5 X**

**MICROSEMI CORPORATION** \_\_\_\_\_

**MONOLITHIC** \_\_\_\_\_

**FLASH** \_\_\_\_\_

**ORGANIZATION, 128K x 8** \_\_\_\_\_

**ACCESS TIME (ns)** \_\_\_\_\_

**PACKAGE TYPE:** \_\_\_\_\_

DE = 32 Lead Ceramic SOJ (Package 101)

C = 32 Pin Ceramic DIP (Package 300)

FE = 32 Lead Ceramic Flatpack (Package 220)

FF = 32 Lead Formed Ceramic Flatpack (Package 221)

CL = 32 Pin rectangular Ceramic Leadless Chip Carrier (Package 601)

**DEVICE GRADE:** \_\_\_\_\_

Q = MIL-STD-883 Compliant

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0°C to +70°C

**V<sub>PP</sub> PROGRAMMING VOLTAGE** \_\_\_\_\_

5 = 5V

**LEAD FINISH:** \_\_\_\_\_

Blank = Gold plated leads

A = Solder dip leads

DEVICE TYPE	SECTOR SIZE	SPEED	PACKAGE	SMD NO.
128K x 8 Flash Monolithic	16KByte	150ns	32 pin DIP (C)	5962-96690 01HYX
128K x 8 Flash Monolithic	16KByte	120ns	32 pin DIP (C)	5962-96690 02HYX
128K x 8 Flash Monolithic	16KByte	90ns	32 pin DIP (C)	5962-96690 03HYX
128K x 8 Flash Monolithic	16KByte	70ns	32 pin DIP (C)	5962-96690 04HYX
128K x 8 Flash Monolithic	16KByte	60ns	32 pin DIP (C)	5962-96690 05HYX
128K x 8 Flash Monolithic	16KByte	150ns	32 lead SOJ (DE)	5962-96690 01HXX
128K x 8 Flash Monolithic	16KByte	120ns	32 lead SOJ (DE)	5962-96690 02HXX
128K x 8 Flash Monolithic	16KByte	90ns	32 lead SOJ (DE)	5962-96690 03HXX
128K x 8 Flash Monolithic	16KByte	70ns	32 lead SOJ (DE)	5962-96690 04HXX
128K x 8 Flash Monolithic	16KByte	60ns	32 lead SOJ (DE)	5962-96690 05HXX
128K x 8 Flash Monolithic	16KByte	150ns	32 lead Flatpack (FE)	5962-96690 01HTX
128K x 8 Flash Monolithic	16KByte	120ns	32 lead Flatpack (FE)	5962-96690 02HTX
128K x 8 Flash Monolithic	16KByte	90ns	32 lead Flatpack (FE)	5962-96690 03HTX
128K x 8 Flash Monolithic	16KByte	70ns	32 lead Flatpack (FE)	5962-96690 04HTX
128K x 8 Flash Monolithic	16KByte	60ns	32 lead Flatpack (FE)	5962-96690 05HTX
128K x 8 Flash Monolithic	16KByte	150ns	32 lead Formed Flatpack (FF)	5962-96690 01HUX
128K x 8 Flash Monolithic	16KByte	120ns	32 lead Formed Flatpack (FF)	5962-96690 02HUX
128K x 8 Flash Monolithic	16KByte	90ns	32 lead Formed Flatpack (FF)	5962-96690 03HUX
128K x 8 Flash Monolithic	16KByte	70ns	32 lead Formed Flatpack (FF)	5962-96690 04HUX
128K x 8 Flash Monolithic	16KByte	60ns	32 lead Formed Flatpack (FF)	5962-96690 05HUX

**Document Title**

128Kx8 MONOLITHIC FLASH, SMD 5962-96690

**Revision History**

<b>Rev #</b>	<b>History</b>	<b>Release Date</b>	<b>Status</b>
Rev 6	Changes (Pg. 1-14) 6.1 Change document layout from White Electronic Designs to Microsemi 6.2 Add document Revision History page	June 2011	Final