

November 1993 Revised August 2001

# 74ABT16952

# **16-Bit Registered Transceiver with 3-STATE Outputs**

### **General Description**

The ABT16952 is a 16-bit registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3-STATE output enable signals are provided for each register. The output pins are guaranteed to source 32 mA and to sink 64 mA.

#### **Features**

- Separate clock, clock enable and 3-STATE output enable provided for each register
- A and B output sink capability of 64 mA source capability of 32 mA
- Guaranteed latchup protection

**Connection Diagram** 

- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

### **Ordering Code:**

Order Number Package Number			Package Description
74ABT16952CSSC MS56A		MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ABT16952CMTD MTD56 56-Lead		MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the letter suffix "X" to the ordering code.

### **Pin Descriptions**

Pin Names	Description			
A <sub>0</sub> -A <sub>15</sub>	Data Register A Inputs/			
	B-Register 3-STATE Outputs			
B <sub>0</sub> -B <sub>15</sub>	Data Register B Inputs/			
	A-Register 3-STATE Outputs			
CPAB <sub>n</sub> , CPBA <sub>n</sub>	Clock Pulse Inputs			
$\overline{CEA}_n$ , $\overline{CEB}_n$	Clock Enable			
$\overline{OEAB}_n$ , $\overline{OEBA}_n$	Output Enable Inputs			

## **Output Control**

ŌE	Internal Q	Output	Function
Н	Х	Z	Disable Outputs
L	L	L	Enable Outputs
L	Н	Н	

#### **Register Function Table**

(Applies to A or B Register)

	Inputs		Internal	Eunotion		
D	СР	CE	Q	Function		
Х	Х	Н	NC	Hold Data		
L	~	L	L	Load Data		
Н	~	L	Н			

H = HIGH Voltage Level L = LOW Voltage Level NC = No Change X = Immaterial

Z = HIGH Impedance = LOW-to-HIGH Transition



# **Absolute Maximum Ratings**(Note 1)

**Recommended Operating Conditions** 

-65°C to +150°C Storage Temperature

Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +150°C

V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0V

Input Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disable or Power-Off State -0.5V to +5.5V in the HIGH State -0.5V to  $V_{\mbox{\footnotesize CC}}$ 

Current Applied to Output

in LOW State (Max)

-500 mA DC Latchup Source Current

Over Voltage Latchup (I/O)

Free Air Ambient Temperature -40°C to +85°C

Supply Voltage +4.5V to +5.5V

Minimum Input Edge Rate ( $\Delta V/\Delta t$ ) 50 mV/ns Data Input Enable Input 20 mV/ns Clock Input 100 mV/ns

twice the rated  $I_{OL}$  (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

10V Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA (Non I/O Pins)
V <sub>OH</sub>	Output HIGH Voltage	2.5			V	Min	$I_{OH} = -3 \text{ mA } (A_n, B_n)$
		2.0			V	IVIIII	$I_{OH} = -32 \text{ mA } (A_n, B_n)$
V <sub>OL</sub>	Output LOW Voltage			0.55	V	Min	$I_{OL} = 64 \text{ mA } (A_n, B_n)$
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA (Non-I/O Pins)
		4.73			v	0.0	All Other Pins Grounded
I <sub>IH</sub>	Input HIGH Current			1	μА	Max	V <sub>IN</sub> = 2.7V (Non-I/O Pins) (Note 4)
				1	μА	IVIAX	V <sub>IN</sub> = V <sub>CC</sub> (Non-I/O Pins)
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7	μΑ	Max	V <sub>IN</sub> = 7.0V (Non-I/O Pins)
I <sub>BVIT</sub>	Input HIGH Current Breakdown Test (I/O)			100	μΑ	Max	$V_{IN} = 5.5V (A_n, B_n)$
I <sub>IL</sub>	Input LOW Current			-1	μА	Max	V <sub>IN</sub> = 0.5V (Non-I/O Pins) (Note 4)
				-1	μА	IVIAX	V <sub>IN</sub> = 0.0V (Non-I/O Pins)
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current			10	μΑ	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n);$
							$\overline{\text{OEA}}$ or $\overline{\text{OEB}} = 2.0 \text{V}$
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current			-10	μΑ	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n);$
							OEA or OEB = 2.0V
Ios	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0V (A_n, B_n)$
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I <sub>ZZ</sub>	Bus Drainage Test			100	μΑ	0.0V	$V_{OUT} = 5.5V (A_n, B_n);$
							All Others GND
I <sub>CCH</sub>	Power Supply Current			1.0	mA	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current			60	mA	Max	All Outputs LOW
I <sub>CCZ</sub>	Power Supply Current			1.0	mA	Max	Outputs 3-STATE;
							All Others GND
I <sub>CCT</sub>	Additional I <sub>CC</sub> /Input			2.5	mA	Max	V <sub>I</sub> = V <sub>CC</sub> – 2.1V; All Others
							at V <sub>CC</sub> or GND
I <sub>CCD</sub>	Dynamic I <sub>CC</sub> No Load				mA/	Max	Outputs OPEN
	(Note 4)			0.18	MHz	IVIOX	$\overline{OEA}$ or $\overline{OEB} = GND$ ,
							Non-I/O = GND or $V_{CC}$
							One Bit toggling, 50% duty cycle
							(Note 3)

Note 3: For 8-bit toggling, I<sub>CCD</sub> <1.4 mA/MHz.

Note 4: Guaranteed, but not tested.

## **AC Electrical Characteristics**

(SSOP Package)

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_{L} = 50 \text{ pF}$		Units
		Min	Max	Min	Max	•
f <sub>MAX</sub>	Maximum Clock Frequency	200		200		MHz
t <sub>PLH</sub>	Propagation Delay	1.5	5.3	1.5	5.3	ns
t <sub>PHL</sub>	CPAB <sub>n</sub> or CPBA <sub>n</sub> to A <sub>n</sub> or B <sub>n</sub>	1.5	5.3	1.5	5.3	113
t <sub>PZH</sub>	Output Enable Time	1.5	5.5	1.5	5.5	ns
t <sub>PZL</sub>	$\overline{\text{OEAB}}_{\text{n}}$ or $\overline{\text{OEBA}}_{\text{n}}$ to $A_{\text{n}}$ or $B_{\text{n}}$	1.5	5.5	1.5	5.5	115
t <sub>PHZ</sub>	Output Disable Time	1.5	6.0	1.5	6.0	ns
t <sub>PLZ</sub>	$\overline{OEAB}_n$ or $\overline{OEBA}_n$ to $A_n$ or $B_n$	1.5	6.0	1.5	6.0	113

# **AC Operating Requirements**


Symbol	Parameter	V <sub>CC</sub> =	+25°C = +5.0V 50 pF		C to +85°C SV to 5.5V 50 pF	Units	
		Min	Max	Min	Max		
t <sub>S</sub> (H)	Setup Time, HIGH	2.5		2.5		ns	
t <sub>S</sub> (L)	or LOW $A_n$ or $B_n$ to $\overline{CPAB}_n$ or $\overline{CPBA}_n$	2.5		2.5		115	
t <sub>H</sub> (H)	Hold Time, HIGH	1.5		1.5		ne	
t <sub>H</sub> (L)	or LOW $A_n$ or $B_n$ to $\overline{CPAB}_n$ or $\overline{CPBA}_n$	1.5		1.5		ns	
t <sub>S</sub> (H)	Setup Time, HIGH	2.5		2.5		ns	
t <sub>S</sub> (L)	or LOW $\overline{\text{CEA}}_{\text{n}}$ or $\overline{\text{CEB}}_{\text{n}}$ to $\overline{\text{CPAB}}_{\text{n}}$ or $\overline{\text{CPBA}}_{\text{n}}$	2.5		2.5		115	
t <sub>H</sub> (H)	Hold Time, HIGH	1.5		1.5		ns	
t <sub>H</sub> (L)	or LOW $\overline{\text{CEA}}_{\text{n}}$ or $\overline{\text{CEB}}_{\text{n}}$ to $\overline{\text{CPAB}}_{\text{n}}$ or $\overline{\text{CPBA}}_{\text{n}}$	1.5		1.5		115	
t <sub>W</sub> (H)	Pulse Width,	3.0		3.0		ns	
$t_W(L)$	HIGH or LOW to CPAB <sub>n</sub> or CPBA <sub>n</sub>	3.0		3.0		115	


#### Capacitance

Symbol	Parameter	Тур	Units	Conditions T <sub>A</sub> = 25°C
C <sub>IN</sub>	Input Capacitance	5	pF	V <sub>CC</sub> = 0V (Non I/O Pins)
C <sub>I/O</sub> (Note 5)	Output Capacitance	11	pF	$V_{CC} = 5.0V (A_n, B_n)$

Note 5:  $C_{I/O}$  is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

# **AC Loading**





\*Includes jig and probe capacitance

FIGURE 1. Standard AC Test Load

 $\label{eq:VM} {\rm V_M} = 1.5 \, {\rm V}$  FIGURE 2. Test Input Signal Levels

Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>r</sub>	t <sub>f</sub>
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 3. Input Signal Requirements

## **AC Waveforms**




FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




FIGURE 6. 3-STATE Output HIGH and LOW Enable and Disable Times




FIGURE 5. Propagation Delay, Pulse Width Waveforms





FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms

#### Physical Dimensions inches (millimeters) unless otherwise noted 0.720 - 0.730 [18.30 - 18.54] 0.398 - 0.417 [10.10 - 10.60] LEAD #1 ⊕ 0.010[0.25] C B S AS 0.291 - 0.299 [7.40 - 7.59] 0.005 - 0.009 [0.13 - 0.22] 0.020 ±0.003 [0.51 ±0.08] TYP → 0.025 [0.635] TYP GAUGE PLANE 0.008 - 0.012 [0.21 - 0.30] TYP-0.010 [0.25] \_0.020 - 0.040 [0.51 - 1.01] DETAIL E TYP 45° x [0.39 - 0.63] \_0.096 = 0.108 [2.44 = 2.74] SEATING PLANE SEE DETAIL E - D -0.004[0.10] WS56A (REV F)

56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Number MS56A



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com