**Revised September 2000** 

74F377 Octal D-Type Flip-Flop with Clock Enable

#### FAIRCHILD

SEMICONDUCTOR

## 74F377 **Octal D-Type Flip-Flop with Clock Enable**

#### **General Description**

The 74F377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable ( $\overline{CE}$ ) is LOW.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

#### **Features**


■ Ideal for addressable register applications

April 1988

- Clock enable for address and data synchronization applications
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- See 74F273 for master reset version
- See 74F373 for transparent latch version
- See 74F374 for 3-STATE version

#### **Ordering Code:**

Order Number	Package Number	Package Description						
74F377SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide						
74F377SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide						
74F377PC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide								
Devices also available	in Tape and Reel. Specify	Devices also available in Tape and Reel. Specify by appending the suffix letter "X" tot he ordering code.						



#### **Connection Diagram**

	Ĵ		
ĈĒ —	1	20 V <sub>CC</sub>	
Q <sub>0</sub> —	2	19 Q <sub>7</sub>	
D <sub>0</sub> —	3	18 D <sub>7</sub>	
D <sub>1</sub> -	4	17 D <sub>6</sub>	
Q <sub>1</sub> —	5	16 Q <sub>6</sub>	
Q2-	6	15 Q <sub>5</sub>	
D <sub>2</sub> -	7	14 D <sub>5</sub>	
D3-	8	13 D <sub>4</sub>	
Q3-	9	12 Q4	
GND —	10	11 CP	

© 2000 Fairchild Semiconductor Corporation DS009525


#### Unit Loading/Fan Out

Dia Nama	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	1.0/1.0	20 μA/-0.6 mA	
CE	Clock Enable (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
СР	Clock Pulse Input	1.0/1.0	20 µA/-0.6 mA	
Q <sub>0</sub> –Q <sub>7</sub>	Data Outputs	50/33.3	-1 mA/20 mA	

#### **Mode Select-Function Table**

			Inputs		Output
	Operating Mode	СР	CE	D <sub>n</sub>	Q <sub>n</sub>
	Load "1"	~	I	h	Н
	Load "0"	~	I	I	L
	Hold	~	h	Х	No Change
	(Do Nothing)	х	н	х	No Change
L = LOW Voltage Level	ne setup time prior to the LOW-to te setup time prior to the LOW-to- c Transition				

r = LOW-to-HIGH Clock Transition



#### Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V

# Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 74F377

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

### **DC Electrical Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	V <sub>cc</sub>	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA
	Voltage	5% $V_{CC}$	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA
I <sub>IH</sub>	Input HIGH Current				5.0	μΑ	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current				7.0	μA	Max	V <sub>IN</sub> = 7.0V
	Breakdown Test				7.0	μΛ	μΑ Ινίαλ	v <sub>IN</sub> = 7.0v
IIL	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V
los	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V
ICEX	Output HIGH Leakage Current	t			50	μA	Max	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA
	Test		4.75			v	0.0	All Other Pins Grounded
I <sub>OD</sub>	Output Leakage				3.75	۸	0.0	$V_{IOD} = 150 \text{ mV}$
	Circuit Current				3.75	μA	0.0	All Other Pins Grounded
I <sub>CCH</sub>	Power Supply Current			35	46	mA	mA Max CP	CP = _~
I <sub>CCL</sub>				44	56	IIA	IVIdX	$D_n = \overline{MR} = HIGH$

Symbol	Parameter		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0V$	
Gymbol	i diamotor		C <sub>L</sub> = 50 pF		$C_L = 50 \ pF$		C <sub>L</sub> = 50 pF		Units
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	130			85		105		MHz
t <sub>PLH</sub>	Propagation Delay	3.0		7.0	2.0	8.5	2.5	7.5	
t <sub>PHL</sub>	CP to Q <sub>n</sub>	4.0		9.0	3.0	10.5	3.5	9.0	ns

# AC Operating Requirements

		<b>T</b> <sub>A</sub> = -	⊦25°C	$T_{A} = -55^{\circ}C_{A}$	C to +125°C	$T_A = 0^{\circ}C$	to +70°C		
Symbol	Parameter	V <sub>CC</sub> =	$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		
		Min	Max	Min	Max	Min	Max	t	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.0		3.5		3.0			
t <sub>S</sub> (L)	D <sub>n</sub> to CP	3.5		4.0		3.5		ns	
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0.5		1.0		0.5			
t <sub>H</sub> (L)	D <sub>n</sub> to CP	1.0		1.0		1.0		ns	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	4.1		4.0		4.1			
t <sub>S</sub> (L)	CE to CP	3.5		5.0		4.0		ns	
t <sub>H</sub> (H)	Hold Time, HIGH to LOW	0.5		1.5		0.5			
t <sub>H</sub> (L)	CE to CP	2.0		2.5		2.0		ns	
t <sub>W</sub> (H)	Clock Pulse Width,	6.0		5.0		6.0			
t <sub>W</sub> (L)	HIGH or LOW	6.0		5.0		6.0		ns	

