

April 1988 Revised January 2002

### 74F676

# 16-Bit Serial/Parallel-In, Serial-Out Shift Register

#### **General Description**

The 74F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output. When the Mode (M) input is HIGH, information present on the parallel data ( $P_0$ – $P_{15}$ ) inputs is entered on the falling edge of the Clock Pulse ( $\overline{CP}$ ) input signal. When M is LOW, data is shifted out of the most significant bit position while information present on the Serial (SI) input shifts into the least significant bit position. A HIGH signal on the Chip Select ( $\overline{CS}$ ) input prevents both parallel and serial operations.

#### **Features**


- 16-bit parallel-to-serial conversion
- 16-bit serial-in, serial-out
- Chip select control
- Slim 24 lead 300 mil package


#### **Ordering Code:**

Order Number	Package Number	Package Description
74F676SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74F676PC	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-011, 0.600" Wide
74F676SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Logic Symbols**





### **Connection Diagram**



## **Unit Loading/Fan Out**

Pin Names	Decemention	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
P <sub>0</sub> -P <sub>15</sub> CS	Parallel Data Inputs	1.0/1.0	20 μA/-0.6 mA	
CS	Chip Select Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
CP	Clock Pulse Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
M	Mode Select Input	1.0/1.0	20 μA/-0.6 mA	
SI	Serial Data Input	1.0/1.0	20 μA/-0.6 mA	
so	Serial Output	50/33.3	−1 mA/20 mA	

#### **Functional Description**

The 16-bit shift register operates in one of three modes, as indicated in the Shift Register Operations Table.

HOLD— a HIGH signal on the Chip Select (CS) input prevents clocking, and data is stored in the sixteen registers.

 $\textbf{Shift/Serial Load} \color{red} \textbf{--} \ \text{data present} \ \underline{\textbf{on}} \ \textbf{the SI pin shifts into}$ the register on the falling edge of  $\overline{\text{CP}}.$  Data enters the  $\text{Q}_0$ position and shifts toward  $\mathbf{Q}_{15}$  on successive clocks, finally appearing on the SO pin.

 $\begin{tabular}{ll} \textbf{Parallel Load--} & data present on $P_0$-$P_{15}$ are entered into the register on the falling edge of $\overline{CP}$. The SO output repre-$ sents the  $Q_{15}$  register output.

To prevent false clocking,  $\overline{\text{CP}}$  must be LOW during a LOW-to-HIGH transition of  $\overline{\text{CS}}.$ 


# **Shift Register Operations Table**

Co	ontrol Inp	ut	On anotin a Marks
cs	M	CP	Operating Mode
Н	Х	Х	Hold
L	L	$\sim$	Shift/Serial Load
L	Н	~	Parallel Load

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

### **Block Diagram**



### **Absolute Maximum Ratings**(Note 1)

-65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +150°C V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Standard Output -0.5V to  $V_{CC}$ 

3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

### **Recommended Operating Conditions**

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

### **DC Electrical Characteristics**


Symbol	Parameter		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA
	Voltage	5% V <sub>CC</sub>	2.7			V	IVIII	$I_{OH} = -1 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA
I <sub>IH</sub>	Input HIGH Current				5.0	μΑ	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current				7.0	μА	Max	V <sub>IN</sub> = 7.0V
	Breakdown Test				7.0	μΑ	IVIAX	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH				50	μА	Max	V <sub>OUT</sub> = V <sub>CC</sub>
	Leakage Current				30	μΛ	IVIAX	VOUT - VCC
$V_{ID}$	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$ ,
	Test		4.75			V	0.0	All Other Pins Grounded
I <sub>OD</sub>	Output Leakage				3.75	μА	0.0	V <sub>IOD</sub> = 150 mV,
	Circuit Current				3.73	μΑ	0.0	All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V
Icc	Power Supply Current				72	mA	Max	


# **AC Electrical Characteristics**

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$	1	V <sub>CC</sub> =	C to 125°C - +5.0V 50 pF	V <sub>CC</sub> =	to +70°C +5.0V 50 pF	Units
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	100	110		45		90		MHz
t <sub>PLH</sub>	Propagation Delay	4.5	9.0	11.0	4.5	17.0	4.5	12.0	ns
t <sub>PHL</sub>	CP to SO	5.0	9.0	12.5	5.0	14.5	5.0	13.5	115

# **AC Operating Requirements**

		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = -55^{\circ}C$ to 125°C $V_{CC} = +5.0V$		T <sub>A</sub> , V <sub>CC</sub> = V <sub>CC</sub> = +5.0V		Units
Symbol	Parameter							
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	4.0		4.0		4.0		
$t_S(L)$	SI to CP	4.0		4.0		4.0		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	4.0		4.0		4.0		115
$t_H(L)$	SI to CP	4.0		4.0		4.0		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.0		3.0		3.0		
$t_S(L)$	P <sub>n</sub> to $\overline{\text{CP}}$	3.0		3.0		3.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	4.0		4.0		4.0		ns
$t_H(L)$	P <sub>n</sub> to $\overline{\text{CP}}$	4.0		4.0		4.0		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	8.0		8.0		8.0		
t <sub>S</sub> (L)	M to CP	8.0		8.0		8.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		ns
t <sub>H</sub> (L)	M to CP	2.0		2.0		2.0		
t <sub>S</sub> (L)	Setup Time, LOW CS to CP	10.0		12.0		10.0		
t <sub>H</sub> (H)	Hold Time, HIGH CS to CP	10.0		10.0		10.0		ns
t <sub>W</sub> (H)	CP Pulse Width	4.0		5.0		4.0		
t <sub>W</sub> (L)	HIGH or LOW	6.0		9.0		6.0		ns





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com