## 74FR16245

## 16-Bit Transceiver with 3-STATE Outputs

## General Description

The 74FR16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for busoriented applications. Current sinking capability is 64 mA on both the A and B Ports. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16 -bit operation. The transmit/ receive ( $\mathrm{T} / \mathrm{R}_{\mathrm{n}}$ ) inputs determine the direction of data flow through the transceiver. The output enable $\left(\overline{\mathrm{OE}}_{n}\right)$ inputs disable both $A$ and $B$ Ports by placing them in an high impedance state.

## Connection Diagrams



## Features

■ Non-inverting buffers

- Bidirectional data paths
- A and B output sink capability of 64 mA , source capability of 15 mA
- Separate control pins for each byte
- Guaranteed pin-to-pin skew
- Low 3-STATE IL
- 16-Bit version of the 74F245 or 74F645



## Logic Symbol



[^0]
## Rochester Ordering Guide

| Rochester Part Number | OCM Part Number | Package | Temperature |
| :--- | :--- | :---: | :---: |
| 74FR16245QC | 74FR16245QC | LDCC-44 | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| 74FR16245QCX | 74FR16245QCX | LDCC-44 | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| 74FR16245SSC | 74FR16245SSC | SSOP-48 | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| 74FR16245SSCX | 74FR16245SSCX | SSOP-48 | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |

## Pin Descriptions

| Pin Names | Description |
| :---: | :--- |
| $\overline{\mathrm{OE}}_{\mathrm{n}}$ | Output Enable Input |
| $\mathrm{T} / \bar{R}_{\mathrm{n}}$ | Transmit/Receive Input |
| $\mathrm{A}_{0}-\mathrm{A}_{15}$ | A Bus Inputs/3-STATE Outputs |
| $\mathrm{B}_{0}-\mathrm{B}_{15}$ | B Bus Inputs/3-STATE Outputs |

Truth Table

| Inputs |  |  |  | Output Operating Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Byte1 (0:7) |  | Byte2 (8:15) |  |  |  |
| $\overline{\mathrm{OE}}_{1}$ | $T / \bar{R}_{1}$ | $\overline{\mathrm{OE}}_{2}$ | T/ $\bar{R}_{2}$ | Byte1 (0:7) | Byte2 (8:15) |
| L | L | H | X | Bus B Data to A | High Z State |
| L | H | H | X | Bus A Data to B | High Z State |
| H | X | L | L | High Z State | Bus B Data to A |
| H | X | L | H | High Z State | Bus A Data to B |
| L | L | L | L | Bus B Data to A | Bus B Data to $A$ |
| L | H | L | H | Bus A Data to B | Bus A Data to B |
| H | X | H | X | High Z State | High Z State |

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

## Logic Diagram



| Absolute Maximum Ratings(Note 1) |  |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Temperature under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature under Bias | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Pin Potential to Ground Pin | -0.5 V to +7.0 V |
| Input Voltage (Note 2) | -0.5 V to +7.0 V |
| Input Current (Note 2) | -30 mA to +5.0 mA |
| Voltage Applied to Output in HIGH State (with $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ ) |  |
| Standard Output | -0.5 V to $\mathrm{V}_{\mathrm{CC}}$ |
| 3-STATE Output | -0.5 V to +5.5 V |
| Current Applied to Output |  |
| ESD Last Passing Voltage (Min) | 4000 V |

## Recommended Operating Conditions

| Free Air Ambient Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Supply Voltage | +4.5 V to +5.5 V |

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.
Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

| Symbol | Parameter | Min | Typ | Max | Units | $\mathrm{V}_{\mathrm{cc}}$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage | 2.0 |  |  | V |  | Recognized as a HIGH Signal |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | 0.8 | V |  | Recognized as a LOW Signal |
| $\mathrm{V}_{C D}$ | Input Clamp <br> Diode Voltage |  |  | -1.2 | V | Min | $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH <br> Voltage | $\begin{aligned} & \hline 2.4 \\ & 2.0 \end{aligned}$ | $\begin{gathered} \hline 2.8 \\ 2.44 \end{gathered}$ |  | V | Min | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \\ & \left(\mathrm{~A}_{\mathrm{n}}, \mathrm{~B}_{\mathrm{n}}\right) \\ & \hline \end{aligned}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW <br> Voltage |  | 0.45 | 0.55 | V | Min | $\begin{aligned} & \begin{array}{l} \mathrm{OL}=64 \mathrm{~mA} \\ \left(\mathrm{~A}_{\mathrm{n}}, \mathrm{~B}_{\mathrm{n}}\right) \end{array} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | 5.0 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{1 \mathrm{IN}}=2.7 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{BVI}}$ | Input HIGH Current <br> Break-Down Test |  |  | 7.0 | $\mu \mathrm{A}$ | Max | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=7.0 \mathrm{~V} \\ & \left(\overline{\mathrm{OE}}_{\mathrm{n}}, \mathrm{~T} / \bar{R}_{\mathrm{n}}\right) \end{aligned}$ |
| $\mathrm{I}_{\text {BVIT }}$ | Input HIGH Current <br> Breakdown Test (I/O) |  |  | 0.1 | mA | Max | $\begin{aligned} & \mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V} \\ & \left(\mathrm{~A}_{\mathrm{n}}, \mathrm{~B}_{\mathrm{n}}\right) \end{aligned}$ |
| IIL | Input LOW <br> Current |  |  | $\begin{aligned} & \hline-150 \\ & -100 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ | Max <br> Max | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}\left(\mathrm{~T} / \bar{R}_{\mathrm{n}}, \mathrm{~A}_{\mathrm{n}}, \mathrm{~B}_{\mathrm{n}}\right) \\ & \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}\left(\overline{\mathrm{OE}}_{\mathrm{n}}\right) \end{aligned}$ |
| los | Output Short-Circuit Current | -100 |  | -225 | mA | Max | $\begin{aligned} & V_{\text {OUT }}=0 V \\ & \left(A_{n}, B_{n}\right) \end{aligned}$ |
| $\begin{aligned} & \hline \mathrm{I}_{\mathrm{H}}+ \\ & \mathrm{I}_{\mathrm{OZH}} \end{aligned}$ | Output Leakage Current |  | 0 | 25 | $\mu \mathrm{A}$ | Max | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=2.7 \mathrm{~V} \\ & \left(\mathrm{~A}_{n}, B_{n}\right) \end{aligned}$ |
| $\begin{aligned} & \hline I_{\mathrm{IL}}+ \\ & \mathrm{I}_{\mathrm{OZL}} \end{aligned}$ | Output Leakage Current |  | -20 | -150 | $\mu \mathrm{A}$ | Max | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V} \\ & \left(\mathrm{~A}_{n}, B_{n}\right) \end{aligned}$ |
| $\mathrm{I}_{\text {cex }}$ | Output HIGH Leakage Current |  |  | 50 | $\mu \mathrm{A}$ | Max | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }} \\ & \left(\mathrm{A}_{\mathrm{n}}, \mathrm{~B}_{\mathrm{n}}\right) \end{aligned}$ |
| $\mathrm{V}_{\text {ID }}$ | Input Leakage Test | 4.75 |  |  | V | 0.0 | $\mathrm{I}_{\mathrm{ID}}=1.9 \mu \mathrm{~A}$ <br> All Other Pins Grounded |
| $\mathrm{IOD}^{\text {O }}$ | Output Circuit <br> Leakage Current |  |  | 3.75 | $\mu \mathrm{A}$ | 0.0 | $\mathrm{V}_{\mathrm{IOD}}=150 \mathrm{mV}$ <br> All Other Pins Grounded |
| $\mathrm{l} z$ | Bus Drainage Test |  |  | 100 | $\mu \mathrm{A}$ | 0.0 | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=5.25 \mathrm{~V} \\ & \left(\mathrm{~A}_{\mathrm{n}}, \mathrm{~B}_{\mathrm{n}}\right) \end{aligned}$ |
| $\mathrm{I}_{\text {CCH }}$ | Power Supply Current |  | 70 | 105 | mA | Max | $\mathrm{V}_{\mathrm{O}}=\mathrm{HIGH}$ |
| ${ }_{\text {lCLL }}$ | Power Supply Current |  | 127 | 165 | mA | Max | $\mathrm{V}_{\mathrm{O}}=$ LOW |
| $\mathrm{I}_{\text {ccz }}$ | Power Supply Current |  | 71 | 105 | mA | Max | $\mathrm{V}_{\mathrm{O}}=$ HIGH Z |
| $\mathrm{ClN}_{\text {IN }}$ | Input Capacitance |  | 8.0 |  | pF | 5.0 | $\overline{\mathrm{OE}}, \mathrm{T} / \overline{\mathrm{R}}$ |
|  |  |  | 17.0 |  | pF | 5.0 | $\mathrm{A}_{\mathrm{n}}, \mathrm{B}_{\mathrm{n}}$ |

## AC Electrical Characteristics

| Symbol | Parameter | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $A_{n}$ to $B_{n}$ or $B_{n}$ to $A_{n}$ | $\begin{aligned} & 1.3 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 4.3 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Enable Time | $\begin{aligned} & 3.9 \\ & 3.9 \end{aligned}$ | $\begin{aligned} & \hline 6.9 \\ & 9.7 \end{aligned}$ | $\begin{aligned} & 13.9 \\ & 13.9 \end{aligned}$ | $\begin{aligned} & 3.9 \\ & 3.9 \end{aligned}$ | $\begin{aligned} & 13.9 \\ & 13.9 \end{aligned}$ | ns |
| $\begin{aligned} & \hline t_{P H Z} \\ & t_{P L Z} \end{aligned}$ | Output Disable Time | $\begin{aligned} & 1.8 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & \hline 3.9 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 6.3 \\ & 6.3 \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 6.3 \\ & 6.3 \end{aligned}$ | ns |

## Extended AC Characteristics

| Symbol | Parameter | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ <br> 16 Outputs Switching (Note 4) | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=250 \mathrm{pF} \end{gathered}$ <br> (Note 5) | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min Max | Min Max |  |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay $A_{n}$ to $B_{n}$ or $B_{n}$ to $A_{n}$ | 1.3 5.8 <br> 1.3 5.8 | 3.2 8.2 <br> 3.2 8.2 | ns |
| $\begin{aligned} & \overline{\mathrm{t}_{\mathrm{PZH}}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Enable Time | 3.9 14.6 <br> 3.9 14.6 |  | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time | 1.8 6.3 <br> 1.8 6.3 |  | ns |
| $\mathrm{t}_{\mathrm{OSHL}}$ <br> (Note 3) | Pin-to-Pin Skew for HL Transitions | 1.2 |  | ns |
| $\mathrm{t}_{\mathrm{OSLH}}$ <br> (Note 3) | Pin-to-Pin Skew for LH Transitions | 2.2 |  | ns |
| tost <br> (Note 3) | Pin-to-Pin Skew for HL/LH Transitions | 2.5 |  | ns | switching HIGH-to-LOW (ten) LOW-to-HIGH (twal or HIGH-to-LOW andor LOW-to-HIGH (tost) Specifications guaran cation applies to any outputs switching HIGH-to-LOW ( $\mathrm{t}_{\mathrm{OSHL}}$ ) LOW-to-HIGH ( $\mathrm{t}_{\mathrm{OSLH}}$ ), or HIGH-to-LOW and/or LOW-to-HIGH (tost). Specifications guaranteed with all outputs switching in phase.

Note 4: This specification is guaranteed but not tested The limits apply to propagation delays for all paths described switching in phase, i.e., all LOW-to-HIGH, HIGH-to-LOW, 3-STATE-to-HIGH, etc.

Note 5: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.


[^0]:    * For complete Rochester ordering guide, please refer to page 2 *

