74HC4066-Q100; **74HCT4066-Q100**Quad single-pole single-throw analog switch

Rev. 3 — 16 December 2013

Product data sheet

General description

The 74HC4066-Q100; 74HCT4066-Q100 is a quad single pole, single throw analog switch. Each switch features two input/output terminals (nY and nZ) and an active HIGH enable input (nE). When nE is LOW, the analog switch is turned off. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features and benefits 2.

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Input levels nE inputs:
 - ◆ For 74HC4066-Q100: CMOS level
 - For 74HCT4066-Q100: TTL level
- Low ON resistance:
 - 50 Ω (typical) at $V_{CC} = 4.5 \text{ V}$
 - 45 Ω (typical) at $V_{CC} = 6.0 \text{ V}$
 - 35 Ω (typical) at $V_{CC} = 9.0 \text{ V}$
- Specified in compliance with JEDEC standard no. 7A
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options





3. Ordering information

Table 1. Ordering information

Type number	Package								
	Temperature range	Name	Description	Version					
74HC4066D-Q100	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width	SOT108-1					
74HCT4066D-Q100			3.9 mm						
74HC4066PW-Q100	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads;	SOT402-1					
74HCT4066PW-Q100			body width 4.4 mm						
74HC4066BQ-Q100	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced	SOT762-1					
74HCT4066BQ-Q100	BQ-Q100 very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm								


4. Functional diagram





5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1Z, 2Z, 3Z, 4Z	2, 3, 9, 10	independent input or output
1Y, 2Y, 3Y, 4Y	1, 4, 8, 11	independent input or output
GND	7	ground (0 V)
1E, 2E, 3E, 4E	13, 5, 6, 12	enable input (active HIGH)
V _{CC}	14	supply voltage

6. Functional description

Table 3. Function table[1]

Input nE	Switch
L	OFF
Н	ON

^[1] H = HIGH voltage level;L = LOW voltage level.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+11.0	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	-	±20	mΑ
I _{SK}	switch clamping current	V_{SW} < -0.5 V or V_{SW} > V_{CC} + 0.5 V	-	±20	mA
I _{SW}	switch current	$V_{SW} = -0.5 \text{ V to } V_{CC} + 0.5 \text{ V}$	<u>[1]</u> -	±25	mΑ
I _{CC}	supply current		-	50	mΑ
GND	ground current		-	-50	mΑ
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	[2]	-	500
Р	power dissipation	per switch	-	100	mW

^[1] To avoid drawing V_{CC} current out of terminal Z, when switch current flows in terminals Yn, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no V_{CC} current will flow out of terminals Yn. In this case there is no limit for the voltage drop across the switch, but the voltages at Yn and Z may not exceed V_{CC} or GND.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	74HC4066-Q100			74HCT4066-Q100			Unit
			Min	Тур	Max	Min	Тур	Max	
V_{CC}	supply voltage		2.0	5.0	10.0	4.5	5.0	5.5	V
VI	input voltage		GND	-	V_{CC}	GND	-	V_{CC}	V
V_{SW}	switch voltage		GND	-	V_{CC}	GND	-	V_{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
	and fall rate	$V_{CC} = 4.5 \text{ V}$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 \text{ V}$	-	-	83	-	-	-	ns/V
		$V_{CC} = 10.0 \text{ V}$	-	-	35	-	-	-	ns/V

^[2] For SO14 packages: P_{tot} derates linearly with 8 mW/K above 70 °C.
For TSSOP14 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.
For DHVQFN14 packages: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

9. Static characteristics

Table 6. R_{ON} resistance per switch for types 74HC4066-Q100 and 74HCT4066-Q100

 $V_I = V_{IH}$ or V_{IL} ; for test circuit see <u>Figure 6</u>.

 V_{is} is the input voltage at a Yn or \overline{Z} terminal, whichever is assigned as an input.

Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.

For 74HC4066-Q100: V_{CC} – GND = 2.0 V, 4.5 V, 6.0 V and 9.0 V.

For 74HCT4066-Q100: V_{CC} – GND = 4.5 V.

Symbol	Parameter	Conditions		-40	°C to +85	5 ℃	–40 °C t		Unit
				Min	Typ[1]	Max	Min	Max	
$R_{ON(peak)}$	ON resistance (peak)	$V_{is} = V_{CC}$ to GND							
		V_{CC} = 2.0 V; I_{SW} = 100 μA	[2]	-	-	-	-	-	Ω
		V_{CC} = 4.5 V; I_{SW} = 1000 μA		-	54	-	118	142	Ω
		V_{CC} = 6.0 V; I_{SW} = 1000 μA		-	42	-	105	126	Ω
		V_{CC} = 9.0 V; I_{SW} = 1000 μA		-	32	-	88	105	Ω
R _{ON(rail)}	ON resistance (rail)	$V_{is} = GND$							
		V_{CC} = 2.0 V; I_{SW} = 100 μA	[2]	-	80	-	-	-	Ω
		V_{CC} = 4.5 V; I_{SW} = 1000 μA		-	35	-	95	95 115	Ω
		V_{CC} = 6.0 V; I_{SW} = 1000 μA		-	27	-	82	100	Ω
		$V_{CC} = 9.0 \text{ V}; I_{SW} = 1000 \mu\text{A}$		-	20	-	70	85	Ω
		$V_{is} = V_{CC}$							
		V_{CC} = 2.0 V; I_{SW} = 100 μA	[2]	-	100	-	-	-	Ω
		V_{CC} = 4.5 V; I_{SW} = 1000 μA		-	42	-	106	128	Ω
		V_{CC} = 6.0 V; I_{SW} = 1000 μA		-	35	-	94	113	Ω
		V_{CC} = 9.0 V; I_{SW} = 1000 μA		-	20	-	78	95	Ω
ΔR_{ON}	ON resistance	$V_{is} = V_{CC}$ to GND							
	mismatch between channels	$V_{CC} = 2.0 \text{ V}$	[2]	-	-	-	-	-	Ω
	GHAHHGIƏ	$V_{CC} = 4.5 \text{ V}$		-	5	-	-	-	Ω
		$V_{CC} = 6.0 \text{ V}$		-	4	-	-	-	Ω
		$V_{CC} = 9.0 \text{ V}$		-	3	-	-	-	Ω

^[1] Typical values are measured at $T_{amb} = 25$ °C.

^[2] At supply voltages (V_{CC} – GND) approaching 2 V, the analog switch ON resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital signals only, when using these supply voltages.




Table 7. Static characteristics 74HC4066-Q100

At recommended operating conditions; voltages are referenced to GND (ground = 0 V). V_{is} is the input voltage at a Yn or Z terminal, whichever is assigned as an input. V_{os} is the output voltage at a Yn or Z terminal, whichever is assigned as an output.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
$T_{amb} = -40$	0 °C to +85 °C					
V_{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	1.2	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	V
		V _{CC} = 9.0 V	6.3	4.7	-	V
V_{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	5 2.4 - \\ 3.2 - \\ 4.7 - \\ 0.8 0.5 \\ 2.1 1.35 \\ 2.8 1.80 \\ 4.3 2.70 \\ - \\ \dagger \dagg	V	
▼IL '		V _{CC} = 4.5 V	-	2.1	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.80	V
		V _{CC} = 9.0 V	-	4.3	2.70	V
I _I	input leakage current	$V_I = V_{CC}$ or GND				
		V _{CC} = 6.0 V	-	-	±1.0	μΑ
		V _{CC} = 10.0 V	-	-	±2.0	μΑ
I _{S(OFF)}	OFF-state leakage current	V_{CC} = 10.0 V; V_I = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - GND; see Figure 8				
		per channel	-	-	±2.0 μA ±1.0 μA	μΑ
I _{S(ON)}	ON-state leakage current	V_{CC} = 10.0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} – GND; see Figure 9	-	-	±1.0	μΑ

Table 7. Static characteristics 74HC4066-Q100 ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V). V_{is} is the input voltage at a Yn or Z terminal, whichever is assigned as an input. V_{os} is the output voltage at a Yn or Z terminal, whichever is assigned as an output.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $V_{is} = GND$ or V_{CC} ; $V_{os} = V_{CC}$ or GND				
		V _{CC} = 6.0 V	-	-	20.0	μΑ
		V _{CC} = 10.0 V	-	-	40.0	μΑ
Cı	input capacitance		-	3.5	-	pF
C _{sw}	switch capacitance		-	8	-	pF
$T_{amb} = -40$	0 °C to +125 °C					
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	40.0 μA - pF - V - V - V 0.50 V 1.35 V 1.80 V 2.70 V	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
		V _{CC} = 9.0 V	6.3	-	<u> </u>	V
V_{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.50	V
IL		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.80	V
		V _{CC} = 9.0 V	-	-	2.70	V
I _I	input leakage current	$V_I = V_{CC}$ or GND				
		V _{CC} = 6.0 V	-	-	±1.0	μА
		V _{CC} = 10.0 V	-	-	±2.0	μА
I _{S(OFF)}	OFF-state leakage current	V_{CC} = 10.0 V; V_I = V_{IH} or V_{IL} ; $ V_{SW} = V_{CC} - GND$; see Figure 8				
		per channel	-	-	±1.0	μА
I _{S(ON)}	ON-state leakage current	$V_{CC} = 10.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL};$ $ V_{SW} = V_{CC} - \text{GND}; \text{ see } \frac{\text{Figure 9}}{\text{Model}}$	-	-	±1.0	μА
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $V_{is} = GND$ or V_{CC} ; $V_{os} = V_{CC}$ or GND				
		V _{CC} = 6.0 V	-	-	40	μΑ
		V _{CC} = 10.0 V	-	-	80	μΑ

^[1] Typical values are measured at T_{amb} = 25 °C.

Table 8. Static characteristics 74HCT4066-Q100

At recommended operating conditions; voltages are referenced to GND (ground = 0 V). V_{is} is the input voltage at a Yn or Z terminal, whichever is assigned as an input. V_{os} is the output voltage at a Yn or Z terminal, whichever is assigned as an output.


Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit		
$T_{amb} = -40$	$\Gamma_{\text{amb}} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$							
V_{IH}	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	1.6	-	V		
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	V		
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±1.0	μΑ		

Table 8. Static characteristics 74HCT4066-Q100 ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V). V_{is} is the input voltage at a Yn or Z terminal, whichever is assigned as an input. V_{os} is the output voltage at a Yn or Z terminal, whichever is assigned as an output.

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit
I _{S(OFF)}	OFF-state leakage current	$V_{CC} = 5.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL};$ $ V_{SW} = V_{CC} - \text{GND}; \text{ see } \frac{\text{Figure 8}}{\text{Model}}$				
		per channel	-	-	±1.0	μΑ
I _{S(ON)}	ON-state leakage current	$V_{CC} = 5.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL};$ $ V_{SW} = V_{CC} - \text{GND}; \text{ see } \frac{\text{Figure 9}}{\text{Model}}$	-	-	±1.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $V_{is} = GND$ or V_{CC} ; $V_{os} = V_{CC}$ or GND; $V_{CC} = 4.5$ V to 5.5 V	-	-	20.0	μА
Δl _{CC}	additional supply current	per input pin; $V_1 = V_{CC} - 2.1$ V; other inputs at V_{CC} or GND; $V_{CC} = 4.5$ V to 5.5 V	-	100	450	μА
Cı	input capacitance		-	3.5	-	pF
C _{sw}	switch capacitance		-	8	-	pF
$T_{amb} = -40$	°C to +125 °C					
V_{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	-	-	V
V_{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	-	0.8	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±1.0	μΑ
I _{S(OFF)}	OFF-state leakage current	$V_{CC} = 5.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL};$ $ V_{SW} = V_{CC} - \text{GND}; \text{ see } \frac{\text{Figure 8}}{\text{Model}}$				
		per channel	-	-	±1.0	μΑ
I _{S(ON)}	ON-state leakage current	$V_{CC} = 5.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL};$ $ V_{SW} = V_{CC} - \text{GND}; \text{ see } \frac{\text{Figure 9}}{\text{Model}}$	-	-	±1.0	μА
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $V_{is} = GND$ or V_{CC} ; $V_{os} = V_{CC}$ or GND; $V_{CC} = 4.5$ V to 5.5 V	-	-	40	μА
Δl _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1$ V; other inputs at V_{CC} or GND; $V_{CC} = 4.5$ V to 5.5 V	-	-	490	μА

[1] Typical values are measured at T_{amb} = 25 °C.



10. Dynamic characteristics

Table 9. Dynamic characteristics 74HC4066-Q100

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF unless specified otherwise; for test circuit see <u>Figure 12</u>.

 V_{is} is the input voltage at a Yn or Z terminal, whichever is assigned as an input.

 V_{os} is the output voltage at a Yn or Z terminal, whichever is assigned as an output.

Symbol	Parameter	Conditions		-40	°C to +85	°C	–40 °C to	+125 °C	Unit
				Min	Typ[1]	Max	Min	90 18 15 12 225 45 - 38 30 - 26 20	
t _{pd}	propagation delay	nY to nZ or nZ to nY; $R_L = \infty \Omega$; see Figure 10	[2]					'	'
		V _{CC} = 2.0 V		-	8	75	-	90	ns
		V _{CC} = 4.5 V		-	3	15	-	18	ns
		$V_{CC} = 6.0 \text{ V}$		-	2	13	-	15	ns
		$V_{CC} = 9.0 \text{ V}$		-	2	10	-	90 18 15 12 225 45 - 38 30 150 30 - 26	ns
t _{off}	turn-off time	nE to nY or nZ; see Figure 11	[4]					90 18 15 12 225 45 - 38 30 150 30 - 26	
		V _{CC} = 2.0 V		-	44	190	-	225	ns
		V _{CC} = 4.5 V		-	16	38	-	45	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	13	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	13	33	-	38	ns
		$V_{CC} = 9.0 \text{ V}$		-	16	26	-	90 18 15 12 225 45 - 38 30 150 30 - 26	ns
t _{on}	turn-on time	nE to nY or nZ; see Figure 11	[3]					15 12 225 45 - 38 30 150 30 - 26	
		$V_{CC} = 2.0 \text{ V}$		-	36	125	-	150	ns
		$V_{CC} = 4.5 \text{ V}$		-	13	25	-	30	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	11	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	10	21	-	26	ns
		$V_{CC} = 9.0 \text{ V}$		-	8	16	-	20	ns
C_{PD}	power dissipation capacitance	per switch; $V_I = GND$ to V_{CC}	<u>[5]</u>	11		-	-	-	pF

^[1] Typical values are measured at T_{amb} = 25 °C.

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum \{(C_L + C_{sw}) \times V_{CC}^2 \times f_o\}$$
 where:

f_i = input frequency in MHz;

 f_o = output frequency in MHz;

 $\sum \{(C_L + C_{sw}) \times V_{CC}^2 \times f_o\} = sum \text{ of outputs;}$

C_L = output load capacitance in pF;

 C_{sw} = switch capacitance in pF;

 V_{CC} = supply voltage in V.

^[2] t_{pd} is the same as t_{PHL} and t_{PLH} .

^[3] t_{on} is the same as t_{PHZ} and t_{PLZ} .

^[4] t_{off} is the same as t_{PZH} and t_{PZL} .

^[5] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

Table 10. Dynamic characteristics 74HCT4066-Q100

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF unless specified otherwise; for test circuit see <u>Figure 12</u>.

 V_{is} is the input voltage at a Yn or Z terminal, whichever is assigned as an input.

Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.

Symbol	Parameter	Conditions		-40	°C to +85	S °C	–40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	
Pα	propagation delay	nY to nZ or nZ to nY; $R_L = \infty \Omega$; see Figure 10	[2]						
		V _{CC} = 4.5 V		-	3	15	-	18	ns
t _{off}	turn-off time	nE to nY or nZ; see Figure 11	<u>[4]</u>						
		V _{CC} = 4.5 V		-	20	44	-	53	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	16	-	-	-	ns
t _{on}	turn-on time	nE to nY or nZ; see Figure 11	[3]						
		V _{CC} = 4.5 V		-	12	30	-	36	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	12	-	-	-	ns
C_{PD}	power dissipation capacitance	per switch; $V_I = GND$ to $(V_{CC} - 1.5 V)$	<u>[5]</u>	-	12	-	-	-	pF

^[1] Typical values are measured at T_{amb} = 25 °C.

[5] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum \{(C_L + C_{sw}) \times V_{CC}^2 \times f_o\} \text{ where: }$$

f_i = input frequency in MHz;

fo = output frequency in MHz;

 $\Sigma \{ (C_L + C_{sw}) \times V_{CC}^2 \times f_0 \} = \text{sum of outputs};$

C_L = output load capacitance in pF;

 C_{sw} = switch capacitance in pF;


 V_{CC} = supply voltage in V.

^[2] t_{pd} is the same as t_{PHL} and t_{PLH}.

^[3] t_{on} is the same as t_{PHZ} and t_{PLZ} .

^[4] t_{off} is the same as t_{PZH} and t_{PZL} .

11. Waveforms








Table 11. Measurement points

Туре	V _I	V_{M}
74HC4066-Q100	V _{CC}	0.5V _{CC}
74HCT4066-Q100	3.0 V	1.3 V





Test data is given in Table 12.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 C_L = Load capacitance including jig and probe capacitance.

R_L = Load resistor.

S1 = Test selection switch.

Fig 12. Load circuitry for measuring switching times

Table 12. Test data

Test	Input		Output	Output				
	Control E	Control E Switch Yn (Z) t _r , t _f S		Switch Z (Yn)	Switch Z (Yn)			
	۷ <u>ا[1]</u>	V _{is}		CL	R _L			
t _{PHL} , t _{PLH}	GND	GND to V _{CC}	6 ns	50 pF	-	open		
t _{PHZ} , t _{PZH}	GND to V_{CC}	V _{CC}	6 ns	50 pF, 15 pF	1 kΩ	GND		
t_{PLZ}, t_{PZL}	GND to V_{CC}	GND	6 ns	50 pF, 15 pF	1 kΩ	V _{CC}		

[1] For 74HCT4066-Q100: maximum input voltage $V_1 = 3.0 \text{ V}$.

12. Additional dynamic characteristics

Table 13. Additional dynamic characteristics

Recommended conditions and typical values; GND = 0 V; T_{amb} = 25 °C.


 V_{is} is the input voltage at a Yn or Z terminal, whichever is assigned as an input.

 V_{os} is the output voltage at a Yn or Z terminal, whichever is assigned as an output.

03	, ,	0		-		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
THD	total harmonic distortion	f_i = 1 kHz; R_L = 10 k Ω ; C_L = 50 pF; see <u>Figure 13</u>				%
		$V_{CC} = 4.5 \text{ V}; V_{I} = 4.0 \text{ V (p-p)}$	-	0.04	-	%
		$V_{CC} = 9.0 \text{ V}; V_I = 8.0 \text{ V (p-p)}$	-	0.02	-	%
		f_i = 10 kHz; R_L = 10 k Ω ; C_L = 50 pF; see Figure 13				
		$V_{CC} = 4.5 \text{ V}; V_I = 4.0 \text{ V (p-p)}$	-	0.12	-	%
		$V_{CC} = 9.0 \text{ V}; V_I = 8.0 \text{ V (p-p)}$	-	0.06	-	%
f _(-3dB) -3 dB frequency response		$R_L = 50 \Omega$; $C_L = 10 pF$; see Figure 15	[2]			
		V _{CC} = 4.5 V	-	180	-	MHz
		V _{CC} = 9.0 V	-	200	-	MHz
α_{iso} isolation (OFF-state)		$R_L = 600 \Omega$; $C_L = 50 pF$; $f_i = 1 MHz$; see Figure 14	[1]			
		V _{CC} = 4.5 V	-	-50	-	dB
		V _{CC} = 9.0 V	-	-50	-	dB
V _{ct} crosstalk voltage		between digital input and switch (peak to peak value); $R_L = 600 \Omega$; $C_L = 50 pF$; $f_i = 1 MHz$; see Figure 16				
		$V_{CC} = 4.5 \text{ V}$	-	110	-	mV
		V _{CC} = 9.0 V	-	220	-	mV
Xtalk	crosstalk	between switches; R _L = 600 Ω ; C _L = 50 pF; f_i = 1 MHz; see Figure 17	[1]			
		$V_{CC} = 4.5 \text{ V}$	-	-60	-	dB
		V _{CC} = 9.0 V	-	-60	-	dB

^[1] Adjust input voltage V_{is} to 0 dBm level (0 dBm = 1 mW into 600 Ω).


^[2] Adjust input voltage V_{is} to 0 dBm level at V_{os} for f_i = 1 MHz (0 dBm = 1 mW into 50 Ω). After set-up, f_i is increased to obtain a reading of -3 dB at V_{os}.




74HC_HCT4066_Q100

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.




a. Isolation (OFF-state)




b. Test circuit

 $\mbox{V}_{\mbox{CC}}$ = 4.5 V; GND = 0 V; $\mbox{R}_{\mbox{L}}$ = 600 $\Omega;$ $\mbox{R}_{\mbox{source}}$ = 1 $\mbox{k}\Omega.$

Fig 14. Isolation (OFF-state) as a function of frequency




a. Typical -3 dB frequency response




b. Test circuit

 $\mbox{V}_{\mbox{CC}}$ = 4.5 V; GND = 0 V; $\mbox{R}_{\mbox{L}}$ = 50 $\Omega;$ $\mbox{R}_{\mbox{source}}$ = 1 $\mbox{k}\Omega.$

Fig 15. -3 dB frequency response






13. Package outline

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01	1	0.0100 0.0075	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Note


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE		
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
076E06	MS-012				99-12-27 03-02-19
		IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 18. Package outline SOT108-1 (SO14)

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



						Ξ,												
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

VERSION IEC JEDEC JEITA PROJECTION SOT402-1 MO-153	OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
SO(402-1)	VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
03-02-	SOT402-1		MO-153			99-12-27 03-02-18

Fig 19. Package outline SOT402-1 (TSSOP14)

74HC_HCT4066_Q100

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1




Fig 20. Package outline SOT762-1 (DHVQFN14)

14. Abbreviations

Table 14. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
CDM	Charge-Device Model
MIL	Military

15. Revision history

Table 15. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT4066_Q100 v.3	20131216	Product data sheet	-	74HC_HCT4066_Q100 v.2
Modifications:	 Features and 	l benefits updated (errata).		
74HC_HCT4066_Q100 v.2	20130404	Product data sheet	-	74HC_HCT4066_Q100 v.1
Modifications:	 Descriptive ti 	tle corrected (errata).		
	 New general 	description (errata).		
74HC_HCT4066_Q100 v.1	20120712	Product data sheet	-	-

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

74HC4066-Q100; 74HCT4066-Q100

Quad single-pole single-throw analog switch

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74HC4066-Q100; 74HCT4066-Q100

NXP Semiconductors

Quad single-pole single-throw analog switch

18. Contents

1	General description
2	Features and benefits
3	Ordering information
4	Functional diagram
5	Pinning information
5.1	Pinning
5.2	Pin description
6	Functional description
7	Limiting values
8	Recommended operating conditions
9	Static characteristics
10	Dynamic characteristics
11	Waveforms
12	Additional dynamic characteristics 13
13	Package outline
14	Abbreviations
15	Revision history
16	Legal information
16.1	Data sheet status 21
16.2	Definitions
16.3	Disclaimers 21
16.4	Trademarks22
17	Contact information 22
10	Contonte

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.