74LCXH16244 Low Voltage 16-Bit Buffer/Line Driver with Bushold

General Description

Features

- 5V tolerant control inputs and outputs
- 2.3V–3.6V V_{CC} specifications provided
- I 4.5 ns t_{PD} max (V_{CC} = 3.0V), 20 μ A I_{CC} max
- Bushold on inputs eliminates the need for external pull-up/pull-down resistors
- Power down high impedance inputs and outputs
- \blacksquare ±24 mA output drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance: Human body model > 2000V Machine model > 200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)


Ordering Code:

General DescriptionFeaturesThe LCXH16244 contains sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a mem- ory and address driver, clock driver, or bus oriented trans- mitter/receiver. The device is nibble controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.5V tolerant control inputs and outputs $2.3V-3.6V V_{CC}$ specifications provided $4.5 \text{ ns } t_{PD} \max (V_{CC} = 3.0V), 20 \ \mu\text{A } I_{CC} \max$ Bushold on inputs eliminates the need for external pull-up/pull-down resistorsBushold on inputs eliminates the need for external pull-up/pull-down resistorsThe LCXH16244 data inputs include active bushold cir- cuitry eliminating the need for external pull-up resistors to ruitry eliminating the need for external pull-up resistors to ruitry eliminating the need for external pull-up resistors to	FAIRCH SEMICONDL 74LCXH1 Low Volta	јстортм 6244	t Buffer/Lii	September 2000 Revised June 2002	74LCXH16244 Low
Order Number Package Number Package Description 74LCXH16244G (Note 1)(Note 2) BGA54A 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Description 74LCXH16244MEA (Note 2) MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Description 74LCXH16244MEA (Note 2) MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Description	The LCXH16244 with 3-STATE outp ory and address du mitter/receiver. The has separate 3-ST together for full 16- The LCXH16244 is vcc applications w environment. The LCXH16244 is technology to achie	contains sixteen neuts designed to be e river, clock driver, or e device is nibble cor ATE control inputs w bit operation. data inputs include he need for external ting data inputs at a designed for low vo ith capability of interf s fabricated with an eve high speed operation	mployed as a mem- bus oriented trans- trolled. Each nibble hich can be shorted active bushold cir- pull-up resistors to valid logic level. Itage (2.5V or 3.3V) acing to a 5V signal	 5V tolerant control inputs and outputs 2.3V-3.6V V_{CC} specifications provided 4.5 ns t_{PD} max (V_{CC} = 3.0V), 20 μA l_{CC} max Bushold on inputs eliminates the need for external pull-up/pull-down resistors Power down high impedance inputs and outputs ±24 mA output drive (V_{CC} = 3.0V) Implements patented noise/EMI reduction circuitry Latch-up performance exceeds 500 mA ESD performance: Human body model > 2000V Machine model > 200V Also packaged in plastic Fine-Pitch Ball Grid Array 	Voltage 16-Bit Buffer/Line
Order Number Package Number Package Description 74LCXH16244G (Note 1)(Note 2) BGA54A 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Description 74LCXH16244MEA (Note 2) MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Description 74LCXH16244MEA (Note 2) MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Description	Ordering C	ode:			r with
74LCXH16244MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide	Order Number	Package Number		Package Description	
74LCXH16244MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide	(Note 1)(Note 2)				3ush
74LCXH16244MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide	(Note 2)	MS48A			old
		MTD48	48-Lead Thin Shrink	Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide	

Note 1: Ordering code "G" indicates Trays.

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



74LCXH16244

Connection Diagrams

Pin Assignn	nent for SSOP a	Ind TSSOP
OE1-	1 48	- OE ₂
0 ₀ —	2 47	- 1 ₀
0 ₁ -	3 46	
GND —	4 45	- GND
0 ₂ —	5 44	— 1 ₂
0 ₂	6 43	-1 ₃
	7 42	- v _{cc}
v _{cc} — o ₄ —	8 41	
0 ₅ —	9 40	
GND -	10 39	-5 - GND
0 ₆ —	11 38	
0 ₆ —	12 37	0
	13 36	
0 ₈ —	14 35	Ŭ
0 ₉ —		-
GND —	15 34	— GND
0 ₁₀ —	16 33	10
0 ₁₁ -	17 32	
v _{cc} —	18 31	– v _{cc}
0 _{1 2} —	19 30	
0 ₁₃ —	20 29 21 28	- 43
GND —		
0 ₁₄ —	22 27	— I ₁₄
0 ₁₅ —	23 26	13
$\overline{\text{OE}}_4$ —	24 25	
Pin As	ssignment for F	BGA
_	1 2 3 4 5	6
⋖	00000	0
		0
B	00000	\sim I
m い	00000	ŏl
		ŏ
с П	00000	000
C E D		0000
E D F		000000
GFEDC	00000 00000 00000 00000 00000	000000
Н G F E D C		00000000
GFEDC	00000 00000 00000 00000 00000	0000000
ЈНСЕРС	00000 00000 00000 00000 00000	0000000
ЈНСЕРС	00000 00000 00000 00000 00000 00000	0000000

Pin Descriptions

Pin Names	Description
OE n	Output Enable Input (Active LOW)
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	OE ₂	NC	I ₀
В	O ₂	0 ₁	NC	NC	I ₁	l ₂
С	O ₄	O ₃	V _{CC}	V _{CC}	I ₃	I ₄
D	0 ₆	0 ₅	GND	GND	1 ₅	I ₆
E	O ₈	0 ₇	GND	GND	1 ₇	I ₈
F	O ₁₀	0 ₉	GND	GND	l ₉	I ₁₀
G	0 ₁₂	0 ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
н	O ₁₄	0 ₁₃	NC	NC	I ₁₃	I ₁₄
J	0 ₁₅	NC	\overline{OE}_4	\overline{OE}_3	NC	I ₁₅

Truth Tables


Inp	uts	Outputs
OE ₁	I ₀ –I ₃	O ₀ –O ₃
L	L	L
L	н	н
н	Х	Z
Inp	uts	Outputs
OE ₂	I ₄ —I ₇	0 ₄ –0 ₇
L	L	L
L	н	н
н	х	Z
Inp	uts	Outputs
OE ₃	I ₈ –I ₁₁	0 ₈ –0 ₁₁
L	L	L
L	Н	Н
н	Х	Z
	Inputs	
Inp	uts	Outputs
Inp OE ₄	uts I ₁₂ –I ₁₅	Outputs O ₁₂ -O ₁₅
		-
OE ₄		-
OE ₄	l ₁₂ –l ₁₅ L	0 ₁₂ -0 ₁₅ L

Functional Description

The LCXH16244 contains sixteen non-inverting buffers with 3-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The

3-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input for each nibble. When \overline{OE}_n is LOW, the outputs are in 2-state mode. When \overline{OE}_n is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

Logic Diagram



74LCXH16244

Absolute Maximum Ratings(Note 3)

Symbol	Paramete	۲	Value	Conditions	Units	
V _{CC}	Supply Voltage	-0.5 to +7.0			V	
VI	DC Input Voltage	OE	-0.5 to +7.0			
		I ₀ - I ₁₅	-0.5 to V _{CC} + 0.5	-	V	
Vo	DC Output Voltage	1	-0.5 to +7.0	Output in 3-STATE	V	
			-0.5 to V _{CC} + 0.5	Output in HIGH or LOW State (Note 4)	v	
I _{IK}	DC Input Diode Current		-50	V _I < GND	mA	
lок	DC Output Diode Curre	nt	-50	V _O < GND	mA	
			+50	$V_{O} > V_{CC}$	mA	
l _o	DC Output Source/Sink Current		±50		mA	
I _{CC}	DC Supply Current per Supply Pin		±100		mA	
I _{GND}	DC Ground Current per	Ground Pin	±100		mA	
T _{STG}	Storage Temperature		-65 to +150		°C	

Recommended Operating Conditions (Note 5)

Symbol	Parameter	Parameter		Max	Units
V _{CC}	Supply Voltage	2.0	3.6	V	
		Data Retention	1.5	3.6	v
VI	Input Voltage		0	V _{CC}	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	v
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA
		$V_{CC}=2.3V-2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V		0	10	ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: I_O Absolute Maximum Rating must be observed.

Note 5: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter		Conditions	V _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Symbol			Conditions	(V)	Min Max		
VIH	HIGH Level Input Voltage			2.3 – 2.7	2.3 – 2.7 1.7		V
				2.7 - 3.6	2.0		v
V _{IL}	LOW Level Input Voltage			2.3 – 2.7		0.7	V
				2.7 - 3.6		0.8	v
V _{OH}	HIGH Level Output Voltage		I _{OH} = -100 μA	2.3 - 3.6	V _{CC} - 0.2		
			$I_{OH} = -8 \text{ mA}$	2.3	1.8		
			$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
			I _{OH} = -18 mA	3.0	2.4		
			I _{OH} = -24 mA	3.0	2.2		
V _{OL}	LOW Level Output Voltage		I _{OL} = 100 μA	2.3 - 3.6		0.2	
			I _{OL} = 8 mA	2.3		0.6	
			I _{OL} = 12 mA	2.7		0.4	V
			I _{OL} = 16 mA	3.0		0.4	
			I _{OL} = 24 mA	3.0		0.55	
l _l	Input Leakage Current	Data	$V_I = V_{CC}$ or GND	2.3 - 3.6		±5.0	μΑ
		Control	$0 \le V_1 \le 5.5$	2.3 - 3.6	1	±5.0	

Symbol	Parameter	Conditions	V _{CC}	T _A = -40°0	C to +85°C	Units
Symbol	Falameter	Conditions	(V)	Min	Max	onita
I _{I(HOLD)}	Bushold Input Minimum	$V_{IN} = 0.7V$	2.3	45		
	Drive Hold Current	V _{IN} = 1.7V	2.3	-45		μΑ
		$V_{IN} = 0.8V$	3.0	75		
		$V_{IN} = 2.0V$	3.0	-75		
I _{I(OD)}	Bushold Input Over-Drive	(Note 6)	2.7	300		μA
	Current to Change State	(Note 7)	2.1	-300		
		(Note 6)	3.6	450		μΑ
		(Note 7)	3.0	-450		
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 - 3.6		+5.0	
		$V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 3.0		±3.0	μA
I _{OFF}	Power-Off Leakage Current	V _O = 5.5V	0		10	μA
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 - 3.6		20	μA
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μA

⁷⁴LCXH16244

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

AC Electrical Characteristics

			$T_A = -40^{\circ}$ C to $+85^{\circ}$ C, $R_L = 500 \Omega$					
Symbol	Parameter	V _{CC} = 3.	$V_{CC} = 3.3V \pm 0.3V$ $C_L = 50 \text{ pF}$		= 2.7V	$\textbf{V}_{\textbf{CC}} = \textbf{2.5V} \pm \textbf{0.2V}$		Units
Symbol	Parameter	C _L =			C _L = 50 pF		C _L = 30 pF	
		Min	Max	Min	Max	Min	Max	
t _{PHL}	Propagation Delay	1.0	4.5	1.0	5.2	1.0	5.4	20
t _{PLH}	Data to Output	1.0	4.5	1.0	5.2	1.0	5.4	ns
t _{PZL}	Output Enable Time	1.0	5.5	1.0	6.3	1.0	7.2	
t _{PZH}		1.0	5.5	1.0	6.3	1.0	7.2	ns
t _{PLZ}	Output Disable Time	1.0	5.4	1.0	5.7	1.0	6.5	ns
t _{PHZ}		1.0	5.4	1.0	5.7	1.0	6.5	115
t _{OSHL}	Output to Output Skew (Note 8)		1.0					ns
tOSLH			1.0					115

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = 25^{\circ}C$	Units
-,			(V)	Typical	
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	0.6	v
VOLV	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	-0.6	v

Capacitance

Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$, $V_{I} = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , f = 10 MHz	20	pF

