
# PRESETTABLE BCD/DECADE **UP/DOWN COUNTER PRESETTABLE 4-BIT BINARY UP/DOWN** COUNTER

The SN54/74LS192 is an UP/DOWN BCD Decade (8421) Counter and the SN54/74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

- Low Power ... 95 mW Typical Dissipation
- High Speed . . . 40 MHz Typical Count Frequency
- · Synchronous Counting
- Asynchronous Master Reset and Parallel Load
- Individual Preset Inputs
- Cascading Circuitry Internally Provided



## **ON Semiconductor®**

http://onsemi.com

PRESETTABLE BCD/DECADE **UP/DOWN COUNTER** PRESETTABLE 4-BIT BINARY **UP/DOWN COUNTER** LOW POWER SCHOTTKY


. Individual		
le counters. MR) inputs	16 LINE	J SUFFIX CERAMIC CASE 620-09
CE UREO		N SUFFIX PLASTIC CASE 648-08
N A INE	16 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	D SUFFIX SOIC CASE 751B-03

#### **ORDERING INFORMATION**

SN54LSXXXJ	Ceram
SN74LSXXXN	Plastic
SN74LSXXXD	SOIC

nic С

#### LOGIC SYMBOL



#### **PIN NAMES**

CPU	Count Up Clock Pulse Input
CPD	Count Down Clock Pulse Input
MR	Asynchronous Master Reset (Clear) Input
PL	Asynchronous Parallel Load (Active LOW) Input
Pn	Parallel Data Inputs
Qn	Flip-Flop Outputs (Note b)
TCD	Terminal Count Down (Borrow) Output (Note b)
TCU	Terminal Count Up (Carry) Output (Note b)

NOTES:

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

HIGH

0.5 U.L.

0.5 U.L.

0.5 U.L.

0.5 U.L.


0.5 U.L.

10 U.L.

10 U.L.


IOW

#### STATE DIAGRAMS



◯ = PIN NUMBERS

#### LOGIC DIAGRAMS (continued)



#### O = PIN NUMBERS

#### FUNCTIONAL DESCRIPTION

The LS192 and LS193 are Asynchronously Presettable Decade and 4-Bit Binary Synchronous UP/DOWN (Reversable) Counters. The operating modes of the LS192 decade counter and the LS193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.

The Terminal Count Up (TCU) and Terminal Count Down (TCD) outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the LS192, 15 for the LS193), the next HIGH-to-LOW transition of the Count Up Clock will cause  $\overline{TC}_U$  to go LOW.  $\overline{TC}_U$  will stay LOW until CPU goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the  $\overline{TC}_D$ output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (PL) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs (P0, P3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.

#### MODE SELECT TABLE

MR	PL	CPU	CPD	MODE
Н	Х	Х	х	Reset (Asyn.)
L	L	х	Х	Preset (Asyn.)
L	Н	н	Н	No Change
L	Н		Н	Count Up
L	Н	H	ſ	Count Down

L = LOW Voltage Level H = HIGH Voltage Level X = Don't Care

 $\int$  = LOW-to-HIGH Clock Transition

#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I <sub>OH</sub>	Output Current — High	54, 74			-0.4	mA
I <sub>OL</sub>	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits			A. U.	•	
Symbol	Parameter		Min	Тур	Max	Unit	Те	st Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0	C		v	Guaranteed Inpu All Inputs	t HIGH Voltage for	
V <sub>IL</sub>	Input LOW Voltage	54 74			0.7 0.8	· V	Guaranteed Inpu All Inputs	t LOW Voltage for	
V <sub>IK</sub>	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC}$ = MIN, I <sub>IN</sub> =	–18 mA	
Maria	Output HIGH Voltage	54	2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> =	= MAX, V <sub>IN</sub> = V <sub>IH</sub>	
V <sub>OH</sub>	Oulput HIGH Voltage	74	2.7	3.5	7_	V	or V <sub>IL</sub> per Truth Table		
		54, 74	Š	0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
		20	S		20	μA	$V_{CC} = MAX,  V_{IN}$	= 2.7 V	
IIH	Input HIGH Current				0.1	mA	$V_{CC} = MAX,  V_{IN}$	= 7.0 V	
IIL	Input LOW Current	2			-0.4	mA	$V_{CC} = MAX,  V_{IN}$	= 0.4 V	
I <sub>OS</sub>	Short Circuit Current (Note 1)		-20		-100	mA	$V_{CC} = MAX$		
I <sub>CC</sub>	Power Supply Current				34	mA	$V_{CC} = MAX$		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

#### AC CHARACTERISTICS (T<sub>A</sub> = 25°C)

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
f <sub>MAX</sub>	Maximum Clock Frequency	25	32		MHz	
t <sub>PLH</sub> t <sub>PHL</sub>	CP <sub>U</sub> Input to TC <sub>U</sub> Output		17 18	26 24	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	CP <sub>D</sub> Input to TC <sub>D</sub> Output		16 15	24 24	ns	V <sub>CC</sub> = 5.0 V
t <sub>PLH</sub> t <sub>PHL</sub>	Clock to Q		27 30	38 47	ns	V <sub>CC</sub> = 5.0 V C <sub>L</sub> = 15 pF
t <sub>PLH</sub> t <sub>PHL</sub>	PL to Q		24 25	40 40	ns	
t <sub>PHL</sub>	MR Input to Any Output		23	35	ns	
AC SETUP F	REQUIREMENTS (T <sub>A</sub> = 25°C)					

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t <sub>W</sub>	Any Pulse Width	20			ns	~
t <sub>s</sub>	Data Setup Time	20			ns	G
t <sub>h</sub>	Data Hold Time	5.0			ns	V <sub>CC</sub> = 5.0 V
t <sub>rec</sub>	Recovery Time	40			ns	

#### **DEFINITIONS OF TERMS**

SETUP TIME ( $t_s$ ) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the  $\overline{PL}$  transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t<sub>h</sub>) is defined as the minimum time following the PL transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued transfer.

recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the  $\overline{\text{PL}}$  transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME ( $t_{rec}$ ) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.

### AC WAVEFORMS




Figure 6

Figure 7



ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death agolociated with such unintended or unauthorized use persons, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agolociated with such unintended or unauthorized use persons, and reasonable attorney fees andising ormanufacture of the part. SCILLC is an Equal Opportun

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative