Single D-type flip-flop with reset; positive-edge trigger

Rev. 03 - 21 May 2007

Product data sheet

1. General description

The 74LVC1G175 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output.

The master reset ($\overline{\text{MR}}$) is an asynchronous active LOW input and operates independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times.

2. Features

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant inputs for interfacing with 5 V logic
- High noise immunity
- Complies with JEDEC standard:
 - ◆ JESD8-7 (1.65 V to 1.95 V)
 - JESD8-5 (2.3 V to 2.7 V)
 - ◆ JESD8B/JESD36 (2.7 V to 3.6 V).
- = ± 24 mA output drive (V_{CC} = 3.0 V)
- ESD protection:
 - HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V.
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C.



Single D-type flip-flop with reset; positive-edge trigger


Ordering information 3.


Type number	Package							
	Temperature range	Name	Description	Version				
74LVC1G175GW	–40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363				
74LVC1G175GV	–40 °C to +125 °C	SC-74	plastic surface-mounted package (TSOP6); 6 leads	SOT457				
74LVC1G175GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body $1 \times 1.45 \times 0.5$ mm	SOT886				
74LVC1G175GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body $1 \times 1 \times 0.5$ mm	SOT891				

Marking 4.

Table 2. Marking	
Type number	Marking code
74LVC1G175GW	YT
74LVC1G175GV	V75
74LVC1G175GM	YT
74LVC1G175GF	YT

Functional diagram 5.






Single D-type flip-flop with reset; positive-edge trigger

6. Pinning information

6.1 Pinning



6.2 Pin description

Symbol	Pin	Description
CP	1	clock input (LOW-to-HIGH, edge-triggered)
GND	2	ground (0 V)
D	3	data input
Q	4	flip-flop output
V _{CC}	5	supply voltage
MR	6	master reset input (active LOW)

7. Functional description

Table 4.Function table^[1]

Operating mode	Input	Input				
	MR	СР	D	Q		
Reset (clear)	L	Х	Х	L		
Load '1'	Н	Ŷ	h	Н		
Load '0'	Н	Ŷ	I	L		

[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition;

 \uparrow = LOW-to-HIGH CP transition;

X = don't care.

Single D-type flip-flop with reset; positive-edge trigger

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

					-
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V ₁ < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I _{OK}	output clamping current	V_{O} > V_{CC} or V_{O} < 0 V	-	±50	mA
Vo	output voltage	Active mode	<u>[1][2]</u> –0.5	$V_{CC} + 0.5$	V
		Power-down mode	<u>[1][2]</u> –0.5	+6.5	V
lo	output current	$V_{O} = 0 V$ to V_{CC}	-	±50	mA
I _{CC}	supply current		-	100	mA
I _{GND}	ground current		-100	-	mA
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$	<u>[3]</u> _	250	mW
T _{stg}	storage temperature		-65	+150	°C

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] When V_{CC} = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		1.65	-	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	Active mode	0	-	V_{CC}	V
		Power-down mode; $V_{CC} = 0 V$	0	-	5.5	V
T _{amb}	ambient temperature		-40	-	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CC} = 1.65 V to 2.7 V	-	-	20	ns/V
		V_{CC} = 2.7 V to 5.5 V	-	-	10	ns/V

Single D-type flip-flop with reset; positive-edge trigger

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = -	40 °C to +85 °C <u>[1]</u>					
VIH	HIGH-level input voltage	V_{CC} = 1.65 V to 1.95 V	$0.65~\times V_{CC}$	-	-	V
		V_{CC} = 2.3 V to 2.7 V	1.7	-	-	V
		V_{CC} = 2.7 V to 3.6 V	2.0	-	-	V
		V_{CC} = 4.5 V to 5.5 V	$0.7\ \times V_{CC}$	-	-	V
VIL	LOW-level input voltage	V_{CC} = 1.65 V to 1.95 V	-	-	$0.35~\times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		V_{CC} = 2.7 V to 3.6 V	-	-	0.8	V
		V_{CC} = 4.5 V to 5.5 V	-	-	$0.3\ \times V_{CC}$	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$				
		I_{O} = –100 $\mu\text{A};$ V_{CC} = 1.65 V to 5.5 V	$V_{CC} - 0.1$	-	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	1.54	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	2.15	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	2.50	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.3	2.62	-	V
		$I_{O} = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.8	4.11	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$				
		I_{O} = 100 $\mu\text{A};$ V_{CC} = 1.65 V to 5.5 V	-	-	0.10	V
		$I_0 = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	0.07	0.45	V
		$I_0 = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	0.12	0.30	V
		$I_0 = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	0.17	0.40	V
		$I_0 = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	0.33	0.55	V
		$I_{O} = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.39	0.55	V
l _l	input leakage current	V_{CC} = 0 V to 5.5 V; V_{I} = 5.5 V or GND	[2] _	±0.1	±5	μΑ
I _{OFF}	power-off leakage current	$V_{CC} = 0$ V; V_1 or $V_0 = 5.5$ V	-	±0.1	±10	μΑ
I _{CC}	supply current	$V_{CC} = 1.65 \text{ V}$ to 5.5 V; $I_{O} = 0 \text{ A}$; V _I = 5.5 V or GND	-	0.1	10	μA
ΔI_{CC}	additional supply current	V_{CC} = 2.3 V to 5.5 V; V_{I} = V_{CC} – 0.6 V; I_{O} = 0 A	[2] _	5	500	μA
CI	input capacitance	V_{CC} = 3.3 V; V_{I} = GND to V_{CC}	-	2.5	-	pF

Single D-type flip-flop with reset; positive-edge trigger

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
T _{amb} = –	40 °C to +125 °C						
V _{IH}	HIGH-level input voltage	V_{CC} = 1.65 V to 1.95 V	$0.65~\times V_{CC}$	-	-	V	
		V_{CC} = 2.3 V to 2.7 V	1.7	-	-	V	
		V_{CC} = 2.7 V to 3.6 V	2.0	-	-	V	
		V_{CC} = 4.5 V to 5.5 V	$0.7~\times V_{CC}$	-	-	V	
V _{IL}	LOW-level input voltage	V_{CC} = 1.65 V to 1.95 V	-	-	$0.35~\times V_{CC}$	V	
		V_{CC} = 2.3 V to 2.7 V	-	-	0.7	V	
		V_{CC} = 2.7 V to 3.6 V	-	-	0.8	V	
		V_{CC} = 4.5 V to 5.5 V	-	-	$0.3\ \times V_{CC}$	V	
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$					
		I_{O} = $-100~\mu\text{A};~V_{CC}$ = 1.65 V to 5.5 V	$V_{CC} - 0.1$	-	-	V	
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	0.95	-	-	V	
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.7	-	-	V	
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	1.9	-	-	V	
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.0	-	-	V	
		$I_{O} = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.4	-	-	V	
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$					
		I_{O} = 100 $\mu A;$ V_{CC} = 1.65 V to 5.5 V	-	-	0.10	V	
		$I_0 = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.70	V	
		$I_0 = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.45	V	
		$I_0 = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.60	V	
		$I_{O} = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.80	V	
		$I_{O} = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.80	V	
lı	input leakage current	V_{CC} = 0 V to 5.5 V; V_{I} = 5.5 V or GND	-	-	±20	μA	
I _{OFF}	power-off leakage current	V_{CC} = 0 V; V ₁ or V ₀ = 5.5 V	-	-	±20	μA	
I _{CC}	supply current	V_{CC} = 1.65 V to 5.5 V; I_O = 0 A; V_I = 5.5 V or GND	-	-	40	μΑ	
ΔI_{CC}	additional supply current	V_{CC} = 2.3 V to 5.5 V; V_{I} = V_{CC} – 0.6 V; I_{O} = 0 A	-	-	5000	μΑ	

Table 7. Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

[1] All typical values are measured at $T_{amb} = 25 \ ^{\circ}C$.

[2] These typical values are measured at V_{CC} = 3.3 V.

Single D-type flip-flop with reset; positive-edge trigger

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9.

Symbol	Parameter	Conditions	-40	–40 °C to +85 °C			–40 °C to +125 °C	
			Min	Typ[1]	Max	Min	Max	
t _{pd}	propagation delay	CP to Q; see Figure 7						
		V_{CC} = 1.65 V to 1.95 V	1.5	4.9	13.4	1.5	17	ns
		V_{CC} = 2.3 V to 2.7 V	1.0	3.1	7.1	1.0	9.0	ns
		$V_{CC} = 2.7 V$	1.0	3.2	7.1	1.0	9.0	ns
		V_{CC} = 3.0 V to 3.6 V	1.0	3.1	5.7	0.5	7.5	ns
		V_{CC} = 4.5 V to 5.5 V	1.0	2.2	4.0	0.5	5.5	ns
		MR to Q; see Figure 8						
		V_{CC} = 1.65 V to 1.95 V	1.5	4.3	12.9	1.5	17	ns
		V_{CC} = 2.3 V to 2.7 V	1.0	2.8	7.0	1.0	9.0	ns
		$V_{CC} = 2.7 V$	1.0	3.0	7.0	1.0	9.0	ns
		V_{CC} = 3.0 V to 3.6 V	1.0	2.5	5.8	0.5	7.5	ns
		V_{CC} = 4.5 V to 5.5 V	1.0	2.0	4.1	0.5	5.5	ns
t _W	pulse width	CP HIGH or LOW; see <mark>Figure 7</mark>						
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$	6.2	-	-	6.2	-	ns
		V_{CC} = 2.3 V to 2.7 V	2.7	-	-	2.7	-	ns
		$V_{CC} = 2.7 V$	2.7	-	-	2.7	-	ns
		V_{CC} = 3.0 V to 3.6 V	2.7	1.3	-	2.7	-	ns
		V_{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	ns
		MR LOW; see Figure 8						
		V_{CC} = 1.65 V to 1.95 V	6.2	-	-	6.2	-	ns
		V_{CC} = 2.3 V to 2.7 V	2.7	-	-	2.7	-	ns
		$V_{CC} = 2.7 V$	2.7	-	-	2.7	-	ns
		V_{CC} = 3.0 V to 3.6 V	2.7	1.6	-	2.7	-	ns
		V_{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	ns
t _{rec}	recovery time	MR; see Figure 8						
		V_{CC} = 1.65 V to 1.95 V	1.9	-	-	1.9	-	ns
		V_{CC} = 2.3 V to 2.7 V	1.4	-	-	1.4	-	ns
		$V_{CC} = 2.7 V$	1.3	-	-	1.3	-	ns
		V_{CC} = 3.0 V to 3.6 V	1.2	0.4	-	1.2	-	ns
		V_{CC} = 4.5 V to 5.5 V	1.0	-	-	1.0	-	ns
t _{su}	set-up time	D to CP; see Figure 7						
		V_{CC} = 1.65 V to 1.95 V	2.9	-	-	2.9	-	ns
		V_{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	ns
		$V_{CC} = 2.7 V$	1.7	-	-	1.7	-	ns
		V_{CC} = 3.0 V to 3.6 V	1.3	0.5	-	1.3	-	ns
		V_{CC} = 4.5 V to 5.5 V	1.1	-	-	1.1	-	ns

Single D-type flip-flop with reset; positive-edge trigger

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	−40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	1
t _h	hold time	D to CP; see Figure 7	i i						
		V_{CC} = 1.65 V to 1.95 V		0.0	-	-	0.0	-	ns
		V_{CC} = 2.3 V to 2.7 V		0.3	-	-	0.3	-	ns
		$V_{CC} = 2.7 V$		0.5	-	-	0.5	-	ns
		V_{CC} = 3.0 V to 3.6 V		1.2	0.2	-	1.2	-	ns
		V_{CC} = 4.5 V to 5.5 V		0.5	-	-	0.5	-	ns
f _{max}	maximum frequency	CP; see Figure 7							
		V_{CC} = 1.65 V to 1.95 V		80	125	-	80	-	MHz
		V_{CC} = 2.3 V to 2.7 V		175	-	-	175	-	MHz
		$V_{CC} = 2.7 V$		175	-	-	175	-	MHz
		V_{CC} = 3.0 V to 3.6 V		175	300	-	175	-	MHz
		V_{CC} = 4.5 V to 5.5 V		200	-	-	200	-	MHz
C _{PD}	power dissipation capacitance	$V_{\rm I}$ = GND to $V_{\rm CC};V_{\rm CC}$ = 3.3 V	<u>[3]</u>	-	14	-	-	-	pF

Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9.

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma(C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;

 C_L = output load capacitance in pF;


 V_{CC} = supply voltage in Volts;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$ = sum of the outputs.


Single D-type flip-flop with reset; positive-edge trigger

12. Waveforms



 V_{OL} and V_{OH} are typical output voltage drops that occur with the output load.

Fig 7. The clock input (CP) to output (Q) propagation delays, the clock pulse width, the D to CP set-up, the CP to D hold times, and the maximum clock pulse frequency




CP recovery time

NXP Semiconductors

74LVC1G175

Single D-type flip-flop with reset; positive-edge trigger

Table 9. **Measurement points** Supply voltage Input Output ٧м Vм V_{CC} 1.65 V to 1.95 V $0.5 \times V_{\text{CC}}$ $0.5 \times V_{\text{CC}}$ 2.3 V to 2.7 V $0.5 \times V_{CC}$ $0.5 \times V_{CC}$ 2.7 V 1.5 V 1.5 V 3.0 V to 3.6 V 1.5 V 1.5 V 4.5 V to 5.5 V $0.5 \times V_{CC}$ $0.5 \times V_{CC}$



 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 9. Load circuitry for switching times

Table 10. Test data

Supply voltage	Input		Load	Load	
V _{CC}	VI	$t_r = t_f$	CL	RL	t _{PLH} , t _{PHL}
1.65 V to 1.95 V	V _{CC}	\leq 2.0 ns	30 pF	1 kΩ	open
2.3 V to 2.7 V	V _{CC}	\leq 2.0 ns	30 pF	500 Ω	open
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
4.5 V to 5.5 V	V _{CC}	≤ 2.5 ns	50 pF	500 Ω	open

NXP Semiconductors

74LVC1G175

Single D-type flip-flop with reset; positive-edge trigger

13. Package outline




Fig 10. Package outline SOT363 (SC-88)

Single D-type flip-flop with reset; positive-edge trigger




Fig 11. Package outline SOT457 (SC-74)

Single D-type flip-flop with reset; positive-edge trigger




Fig 12. Package outline SOT886 (XSON6)

Single D-type flip-flop with reset; positive-edge trigger




Fig 13. Package outline SOT891 (XSON6)

Single D-type flip-flop with reset; positive-edge trigger

14. Abbreviations

Table 11.	Abbreviations
Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 12. Revision history

	•					
Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVC1G175_3	20070521	Product data sheet	-	74LVC1G175_2		
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 					
	 Legal texts have been adapted to the new company name where appropriate. 					
	 Added type number 74LVC1G175GF (XSON6/SOT891 package) 					
	Section 10 "Static characteristics":					
	Changed: Conditions for input leakage and supply current.					
74LVC1G175_2	20041018	Product specification	-	74LVC1G175_1		
74LVC1G175_1	20040318	Product specification	-	-		

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

NXP Semiconductors

74LVC1G175

Single D-type flip-flop with reset; positive-edge trigger

18. Contents

1	General description 1
2	Features 1
3	Ordering information 2
4	Marking 2
5	Functional diagram 2
6	Pinning information 3
6.1 6.2	Pinning
7	Functional description 3
8	Limiting values
9	Recommended operating conditions 4
10	Static characteristics
11	Dynamic characteristics7
12	Waveforms 9
13	Package outline 11
14	Abbreviations 15
15	Revision history 15
16	Legal information 16
16.1	Data sheet status 16
16.2	Definitions 16
16.3	Disclaimers 16
16.4	Trademarks 16
17	Contact information 16
18	Contents 17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2007.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 21 May 2007 Document identifier: 74LVC1G175_3

