10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

Rev. 4 — 23 November 2012

Product data sheet

1. General description

The 74LVC821A is a 10-bit D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A clock input (pin CP) and an output enable input (pin \overline{OE}) are common to all flip-flops. The ten flip-flops store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition. When pin \overline{OE} is LOW, the contents of the ten flip-flops are available at the outputs.

When pin \overline{OE} is HIGH, the outputs go to the high-impedance OFF-state. Operation of the \overline{OE} inputs does not affect the state of the flip-flops.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices as translators in mixed 3.3 V and 5 V applications.

2. Features and benefits

- 5 V tolerant inputs and outputs; for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- Direct interface with TTL levels
- Flow-through pinout architecture
- 10-bit positive edge-triggered register
- Independent register and 3-state buffer operation
- Complies with JEDEC standard:
 - ◆ JESD8-7A (1.65 V to 1.95 V)
 - JESD8-5A (2.3 V to 2.7 V)
 - ◆ JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - ◆ MM JESD22-A115-B exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C.




10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state

3. Ordering information


| Type number | Package | | | | | | | | |
|-------------|-------------------|----------|--|----------|--|--|--|--|--|
| Type number | Раскаде | | 1 | - | | | | | |
| | Temperature range | Name | Description | Version | | | | | |
| 74LVC821AD | –40 °C to +125 °C | SO24 | plastic small outline package; 24 leads; body width 7.5 mm | SOT137-1 | | | | | |
| 74LVC821ADB | –40 °C to +125 °C | SSOP24 | plastic shrink small outline package; 24 leads; body width 5.3 mm | SOT340-1 | | | | | |
| 74LVC821APW | –40 °C to +125 °C | TSSOP24 | plastic thin shrink small outline package; 24 leads; body width 4.4 mm | SOT355-1 | | | | | |
| 74LVC821ABQ | –40 °C to +125 °C | DHVQFN24 | plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm | SOT815-1 | | | | | |

4. Functional diagram




74LVC821A

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state



74LVC821A


10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state



10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state

5. Pinning information

5.1 Pinning



5.2 Pin description

| Table 2. | Pin description | |
|-----------------|-----------------------------------|---|
| Symbol | Pin | Description |
| OE | 1 | output enable input (active LOW) |
| CP | 13 | clock input (LOW-to-HIGH, edge-triggered) |
| D[0:9] | 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 | data input |
| Q[0:9] | 23, 22, 21, 20, 19, 18, 17, 16, 7 | 15, 14 3-state flip-flop output |
| GND | 12 | ground (0 V) |
| V _{CC} | 24 | supply voltage |

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state

6. Functional description

Table 3.Function table

| Operating mode | Input | | Internal | Output | |
|-----------------------------------|-------|------------|----------|------------|----|
| | OE | СР | Dn | flip-flops | Qn |
| Load and read register | L | \uparrow | I | L | L |
| | L | \uparrow | h | Н | Н |
| Load register and disable outputs | Н | \uparrow | I | L | Z |
| | Н | \uparrow | h | Н | Z |
| Hold | L | H or L | Х | NC | NC |

[1] H = HIGH voltage level

h = HIGH voltage level one set-up time before the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time before the LOW-to-HIGH CP transition

Z = high-impedance OFF-state

 \uparrow = LOW-to-HIGH clock transition

X = don't care

NC = no change

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|-------------------------|--|-----------------|-----------------------|------|
| V _{CC} | supply voltage | | -0.5 | +6.5 | V |
| I _{IK} | input clamping current | V _I < 0 V | -50 | - | mA |
| VI | input voltage | | <u>[1]</u> –0.5 | +6.5 | V |
| I _{OK} | output clamping current | V_{O} > V_{CC} or V_{O} < 0 V | - | ±50 | mA |
| Vo | output voltage | HIGH or LOW state | [2] -0.5 | V _{CC} + 0.5 | V |
| | | 3-state | <u>[2]</u> –0.5 | +6.5 | V |
| lo | output current | $V_{O} = 0 V$ to V_{CC} | - | ±50 | mA |
| I _{CC} | supply current | | - | 100 | mA |
| I _{GND} | ground current | | -100 | - | mA |
| T _{stg} | storage temperature | | -65 | +150 | °C |
| P _{tot} | total power dissipation | $T_{amb} = -40 \text{ °C to } +125 \text{ °C}$ | <u>[3]</u> _ | 500 | mW |

[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

[2] The output voltage ratings may be exceeded if the output current ratings are observed.

[3] For SO24 package: above 70 °C derate linearly with 8 mW/K.
 For SSOP24 and TSSOP24 packages: above 60 °C derate linearly with 5.5 mW/K.
 For DHVQFN24 package: above 60 °C derate linearly with 4.5 mW/K.

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state

8. Recommended operating conditions

| Table 5. | Recommended operating of | conditions | | | | |
|--------------------------------|--------------------------------|--|------|-----|-----------------|------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| V _{CC} supply voltage | | | 1.65 | - | 3.6 | V |
| | | functional | 1.2 | - | - | V |
| VI | input voltage | | 0 | - | 5.5 | V |
| Vo | output voltage | HIGH or LOW state | 0 | - | V _{CC} | V |
| | | 3-state | 0 | - | 5.5 | V |
| T _{amb} | ambient temperature | in free air | -40 | - | +125 | °C |
| $\Delta t / \Delta V$ | input transition rise and fall | V_{CC} = 1.65 V to 2.7 V | 0 | - | 20 | ns/V |
| | rate | $V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$ | 0 | - | 10 | ns/V |

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | -40 | °C to +8 | 35 °C | -40 °C to | Unit | |
|-----------------|---|--|----------------------|----------------------|----------------------|----------------------|---------------------|----|
| | | | Min | Typ <mark>[1]</mark> | Max | Min | Max | |
| V _{IH} | HIGH-level | V _{CC} = 1.2 V | 1.08 | - | - | 1.08 | - | V |
| | input voltage | V_{CC} = 1.65 V to 1.95 V | $0.65 \times V_{CC}$ | - | - | $0.65 \times V_{CC}$ | - | V |
| | | V_{CC} = 2.3 V to 2.7 V | 1.7 | - | - | 1.7 | - | V |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 2.0 | - | - | 2.0 | - | V |
| V _{IL} | V _{IL} LOW-level input voltage | V _{CC} = 1.2 V | - | - | 0.12 | - | 0.12 | V |
| | | V_{CC} = 1.65 V to 1.95 V | - | - | $0.35 \times V_{CC}$ | - | $0.35\times V_{CC}$ | V |
| | | V_{CC} = 2.3 V to 2.7 V | - | - | 0.7 | - | 0.7 | V |
| | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | - | - | 0.8 | - | 0.8 | V | |
| V _{OH} | V _{OH} HIGH-level output voltage | $V_{I} = V_{IH} \text{ or } V_{IL}$ | | | | | | |
| | | $I_{O} = -100 \ \mu A;$ $V_{CC} = 1.65 \ V \text{ to } 3.6 \ V$ | $V_{CC}-0.2$ | - | - | $V_{CC}-0.3$ | - | V |
| | | $I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$ | 1.2 | - | - | 1.05 | - | V |
| | | $I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$ | 1.8 | - | - | 1.65 | - | V |
| | | $I_0 = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$ | 2.2 | - | - | 2.05 | - | V |
| | | $I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | 2.4 | - | - | 2.25 | - | V |
| | | $I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | 2.2 | - | - | 2.0 | - | V |
| V _{OL} | LOW-level | $V_{I} = V_{IH} \text{ or } V_{IL}$ | | | | | | |
| | output voltage | I_{O} = 100 µA; V _{CC} = 1.65 V to 3.6 V | - | - | 0.2 | - | 0.3 | V |
| | | $I_0 = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$ | - | - | 0.45 | - | 0.65 | V |
| | | I_0 = 8 mA; V_{CC} = 2.3 V | - | - | 0.6 | - | 0.8 | V |
| | | I_0 = 12 mA; V_{CC} = 2.7 V | - | - | 0.4 | - | 0.6 | V |
| | | $I_0 = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | - | - | 0.55 | - | 0.8 | V |
| I | input leakage current | V_{CC} = 3.6 V; V_{I} = 5.5 V or GND | - | ±0.1 | ±5 | - | ±20 | μΑ |

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state

| Symbol | Parameter | Conditions | -40 | –40 °C to +85 °C | | | –40 °C to +125 °C | |
|------------------|---------------------------------|---|-----|----------------------|-----|-----|-------------------|----|
| | | | Min | Typ <mark>[1]</mark> | Max | Min | Мах | |
| I _{OZ} | OFF-state output current | $\label{eq:VI} \begin{array}{l} V_{I} = V_{IH} \text{ or } V_{IL}; \ V_{CC} = 3.6 \ V; \\ V_{O} = 5.5 \ V \text{ or } GND; \end{array}$ | - | 0.1 | ±5 | - | ±20 | μA |
| I _{OFF} | power-off leakage current | V_{CC} = 0 V; V _I or V _O = 5.5 V | - | 0.1 | ±10 | - | ±20 | μΑ |
| I _{CC} | supply current | V_{CC} = 3.6 V; V_{I} = V_{CC} or GND; I_{O} = 0 A | - | 0.1 | 10 | - | 40 | μΑ |
| Δl _{CC} | additional supply current | per input pin; $V_{CC} = 2.7 V \text{ to } 3.6 V;$ $V_{I} = V_{CC} - 0.6 V; I_{O} = 0 A$ | - | 5 | 500 | - | 5000 | μΑ |
| Cl | input capacitance | $V_{CC} = 0 V$ to 3.6 V; V ₁ = GND to V _{CC} | - | 5.0 | - | - | - | pF |

Table 6. Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 10.

| Symbol | Parameter | Conditions | | T _{amb} = | –40 °C to | +85 °C | –40 °C to +125 °C | | Unit |
|----------------------------|---------------------------|--|-----|--------------------|----------------------|--------|-------------------|------|------|
| | | | | Min | Typ <mark>[1]</mark> | Max | Min | Max | |
| t _{pd} | propagation | CP to Qn; see Figure 7 | [2] | | | | | | |
| | delay | $V_{CC} = 1.2 V$ | | - | 18 | - | - | - | ns |
| | | V_{CC} = 1.65 V to 1.95 V | | 2.4 | 8.6 | 17.1 | 2.3 | 19.7 | ns |
| | V_{CC} = 2.3 V to 2.7 V | | 1.8 | 4.5 | 8.8 | 1.6 | 10.1 | ns | |
| | $V_{CC} = 2.7 V$ | | 1.5 | 4.1 | 8.5 | 2.2 | 11.0 | ns | |
| | V_{CC} = 3.0 V to 3.6 V | | 1.5 | 3.8 | 7.3 | 2.0 | 9.5 | ns | |
| t _{en} enable tim | enable time | OE to Qn; see Figure 9 | [2] | | | | | | |
| | | $V_{CC} = 1.2 V$ | | - | 20 | - | - | - | ns |
| | | V _{CC} = 1.65 V | | 1.8 | 7.7 | 17.4 | 1.6 | 20.1 | ns |
| | | V_{CC} = 2.3 V to 2.7 V | | 1.5 | 4.3 | 9.6 | 1.3 | 11.0 | ns |
| | | $V_{CC} = 2.7 V$ | | 1.3 | 4.4 | 8.8 | 2.4 | 11.0 | ns |
| | | V_{CC} = 3.0 V to 3.6 V | | 1.5 | 3.5 | 7.6 | 1.5 | 9.5 | ns |
| t _{dis} | disable time | OE to Qn; see Figure 9 | [2] | | | | | | |
| | | $V_{CC} = 1.2 V$ | | - | 9.0 | - | - | - | ns |
| | | V _{CC} = 1.65 V | | 2.5 | 4.4 | 10.4 | 1.8 | 12.0 | ns |
| | | V_{CC} = 2.3 V to 2.7 V | | 1.0 | 2.4 | 5.9 | 0.6 | 6.8 | ns |
| | | $V_{CC} = 2.7 V$ | | 1.5 | 3.3 | 6.8 | 2.2 | 8.5 | ns |
| | | $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$ | | 1.5 | 3.0 | 6.2 | 1.9 | 8.0 | ns |

74LVC821A

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state

| Symbol | Parameter | Conditions | | T _{amb} = | –40 °C to | +85 °C | –40 °C to +125 °C | | Unit |
|--------------------|---------------------|--|------------|--------------------|----------------------|--------|-------------------|-----|------|
| | | | | Min | Typ <mark>[1]</mark> | Max | Min | Max | |
| t _W | pulse width | clock HIGH or LOW; see Figure 7 | | | | | | | |
| | | V_{CC} = 1.65 V to 1.95 V | | 5.0 | - | - | 5.0 | - | ns |
| | | V_{CC} = 2.3 V to 2.7 V | | 4.0 | - | - | 4.0 | - | ns |
| | | $V_{CC} = 2.7 V$ | | 3.3 | - | - | 3.3 | - | ns |
| | | $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$ | | 3.3 | 1.7 | - | 3.3 | - | ns |
| t _{su} | set-up time | Dn to CP; see Figure 8 | | | | | | | |
| | | V_{CC} = 1.65 V to 1.95 V | | 3.5 | - | - | 3.5 | - | ns |
| | | V_{CC} = 2.3 V to 2.7 V | | 2.0 | - | - | 2.0 | - | ns |
| | | $V_{CC} = 2.7 V$ | | 0.9 | - | - | 0.9 | - | ns |
| | | $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$ | | 1.9 | 0.6 | - | 1.9 | - | ns |
| t _h | hold time | Dn to CP; see Figure 8 | | | | | | | |
| | | V_{CC} = 1.65 V to 1.95 V | | 3.0 | - | - | 3.0 | - | ns |
| | | V_{CC} = 2.3 V to 2.7 V | | 2.0 | - | - | 2.0 | - | ns |
| | | $V_{CC} = 2.7 V$ | | 1.5 | - | - | 1.5 | - | ns |
| | | $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$ | | 1.5 | 0.0 | - | 1.5 | - | ns |
| f _{max} | maximum | see Figure 7 | | | | | | | |
| | frequency | V_{CC} = 1.65 V to 1.95 V | | 100 | - | - | 80 | - | MHz |
| | | V_{CC} = 2.3 V to 2.7 V | | 125 | - | - | 100 | - | MHz |
| | | $V_{CC} = 2.7 V$ | | 150 | - | - | 120 | - | MHz |
| | | $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$ | | 150 | 200 | - | 120 | - | MHz |
| t _{sk(o)} | output skew time | $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$ | <u>[3]</u> | - | - | 1.0 | - | 1.5 | ns |
| C _{PD} | power | per input; $V_I = GND$ to V_{CC} | <u>[4]</u> | | | | | | |
| | dissipation | V_{CC} = 1.65 V to 1.95 V | | - | 12.5 | - | - | - | pF |
| | capacitance | V_{CC} = 2.3 V to 2.7 V | | - | 14.7 | - | - | - | pF |
| | | $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$ | | - | 16.6 | - | - | - | pF |

Table 7. Dynamic characteristics ... continued

Voltages are referenced to GND (ground = 0 V). For test circuit see <u>Figure 10</u>.

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.

 t_{dis} is the same as t_{PLZ} and $t_{\text{PHZ}}.$

[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma(C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz; f_o = output frequency in MHz

 C_L = output load capacitance in pF


 V_{CC} = supply voltage in Volts


N = number of inputs switching

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$ = sum of the outputs

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state

11. Waveforms





74LVC821A

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state





Table 8. Measurement points

| Supply voltage | Input | | Output | Output | | | | |
|------------------|-----------------|--------------------|--------------------|--------------------------|--------------------------|--|--|--|
| V _{CC} | VI | V _M | V _M | V _X | V _Y | | | |
| 1.2 V | V _{CC} | $0.5\times V_{CC}$ | $0.5\times V_{CC}$ | V _{OL} + 0.15 V | V _{OH} – 0.15 V | | | |
| 1.65 V to 1.95 V | V _{CC} | $0.5\times V_{CC}$ | $0.5\times V_{CC}$ | V _{OL} + 0.15 V | V _{OH} – 0.15 V | | | |
| 2.3 V to 2.7 V | V _{CC} | $0.5\times V_{CC}$ | $0.5\times V_{CC}$ | V _{OL} + 0.15 V | V _{OH} – 0.15 V | | | |
| 2.7 V | 2.7 V | 1.5 V | 1.5 V | V _{OL} + 0.3 V | V _{OH} – 0.3 V | | | |
| 3.0 V to 3.6 V | 2.7 V | 1.5 V | 1.5 V | V _{OL} + 0.3 V | V _{OH} – 0.3 V | | | |

74LVC821A

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state



| Table 9. Test data | a | | | | | | | | |
|--------------------|-----------------|---------------------------------|-------|-------|-------------------------------------|-------------------------------------|-------------------------------------|--|--|
| Supply voltage | Input | | Load | | V _{EXT} | V _{EXT} | | | |
| | VI | t _r , t _f | CL | RL | t _{PLH} , t _{PHL} | t _{PLZ} , t _{PZL} | t _{PHZ} , t _{PZH} | | |
| 1.2 V | V _{CC} | \leq 2 ns | 30 pF | 1 kΩ | open | $2\times V_{CC}$ | GND | | |
| 1.65 V to 1.95 V | V _{CC} | \leq 2 ns | 30 pF | 1 kΩ | open | $2\times V_{CC}$ | GND | | |
| 2.3 V to 2.7 V | V _{CC} | \leq 2 ns | 30 pF | 500 Ω | open | $2\times V_{CC}$ | GND | | |
| 2.7 V | 2.7 V | \leq 2.5 ns | 50 pF | 500 Ω | open | $2\times V_{CC}$ | GND | | |
| 3.0 V to 3.6 V | 2.7 V | \leq 2.5 ns | 50 pF | 500 Ω | open | $2 \times V_{CC}$ | GND | | |

74LVC821A Product data sheet

74LVC821A

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state

12. Package outline




Fig 11. Package outline SOT 137-1 (SO24)

All information provided in this document is subject to legal disclaimers.

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state




Fig 12. Package outline SOT 340-1 (SSOP24)

All information provided in this document is subject to legal disclaimers.

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state





Fig 13. Package outline SOT 355-1 (TSSOP24)

All information provided in this document is subject to legal disclaimers.

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state



DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm

74LVC821A **Product data sheet**

Fig 14. Package outline SOT 815-1 (DHVQFN24)

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state

13. Abbreviations

| Table 10. | Abbreviations |
|-----------|-----------------------------|
| Acronym | Description |
| CDM | Charged Device Model |
| DUT | Device Under Test |
| ESD | ElectroStatic Discharge |
| HBM | Human Body Model |
| MM | Machine Model |
| TTL | Transistor-Transistor Logic |

14. Revision history

| Table 11. Revision | history | | | | | |
|--------------------|---|-----------------------|---------------|---------------|--|--|
| Document ID | Release date | Data sheet status | Change notice | Supersedes | | |
| 74LVC821A v.4 | 20121123 | Product data sheet | - | 74LVC821A v.3 | | |
| Modifications: | The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. | | | | | |
| | Legal texts have been adapted to the new company name where appropriate. | | | | | |
| | • <u>Table 4</u> , <u>Table 5</u> , <u>Table 6</u> , <u>Table 7</u> , and <u>Table 8</u> : values added for lower voltage ranges. | | | | | |
| 74LVC821A v.3 | 20040511 | Product specification | - | 74LVC821A v.2 | | |
| 74LVC821A v.2 | 20040415 | Product specification | - | 74LVC821A v.1 | | |
| 74LVC821A v.1 | 19980925 | Product specification | - | - | | |
| | | | | | | |

15. Legal information

15.1 Data sheet status

| Document status[1][2] | Product status ^[3] | Definition |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status [3] information is available on the Internet at URL http://www.nxp.com

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for guick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer. unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 **Disclaimers**

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVC821A

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74LVC821A

10-bit D-type flip-flop; 5 V tolerance; positive-edge trigger; 3-state

17. Contents

| 1 | General description 1 |
|------|------------------------------------|
| 2 | Features and benefits 1 |
| 3 | Ordering information 2 |
| 4 | Functional diagram 2 |
| 5 | Pinning information 5 |
| 5.1 | Pinning 5 |
| 5.2 | Pin description 5 |
| 6 | Functional description 6 |
| 7 | Limiting values 6 |
| 8 | Recommended operating conditions 7 |
| 9 | Static characteristics 7 |
| 10 | Dynamic characteristics 8 |
| 11 | Waveforms 10 |
| 12 | Package outline 13 |
| 13 | Abbreviations 17 |
| 14 | Revision history 17 |
| 15 | Legal information 18 |
| 15.1 | Data sheet status 18 |
| 15.2 | Definitions |
| 15.3 | Disclaimers |
| 15.4 | Trademarks 19 |
| 16 | Contact information 19 |
| 17 | Contents 20 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 23 November 2012 Document identifier: 74LVC821A