### INTEGRATED CIRCUITS

# DATA SHEET

# 74LVT16500A

3.3V 18-bit universal bus transceiver (3-State)

Product specification
Supersedes data of 1997 Jun 12
IC23 Data Handbook





# 3.3V 18-bit universal bus transceiver (3-State)

### 74LVT16500A

#### **FEATURES**

- 18-bit bidirectional bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- No bus current loading when output is tied to 5V bus
- Negative edge-triggered clock inputs
- Latch-up protection exceeds 500mA per JEDEC JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

#### **DESCRIPTION**

The 74LVT16500A is a high-performance BiCMOS product designed for  $V_{CC}$  operation at 3.3V.

This device is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is High. When LEAB is Low, the A data is latched if CPAB is held at a High or Low logic level. If LEAB is Low, the A-bus data is stored in the latch/flip-flop on the High-to-Low transition of CPAB. When OEAB is High, the outputs are active. When OEAB is Low, the outputs are in the high-impedance state.

Data flow for B-to-A is similar to that of A-to-B but uses  $\overline{\text{OEBA}}$ , LEBA and  $\overline{\text{CPBA}}$ . The output enables are complimentary (OEAB is active High, and  $\overline{\text{OEBA}}$  is active Low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

#### **QUICK REFERENCE DATA**

| SYMBOL                               | PARAMETER                                 | CONDITIONS<br>T <sub>amb</sub> = 25°C    | TYPICAL | UNIT |
|--------------------------------------|---|--|---------|------|
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>An to Bn or Bn to An | $C_L = 50pF;$<br>$V_{CC} = 3.3V$         | 1.9     | ns   |
| C <sub>IN</sub>                      | Input capacitance (Control pins)          | $V_I = 0V \text{ or } 3.0V$              | 3       | pF   |
| C <sub>I/O</sub>                     | I/O pin capacitance                       | Outputs disabled; $V_{I/O} = 0V$ or 3.0V | 9       | pF   |
| I <sub>CCZ</sub>                     | Total supply current                      | Outputs disabled; V <sub>CC</sub> = 3.6V | 70      | μΑ   |

#### ORDERING INFORMATION

| PACKAGES                     | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER |
|------------------------------|-------------------|-----------------------|---------------|------------|
| 56-Pin Plastic SSOP Type III | -40°C to +85°C    | 74LVT16500A DL        | VT16500A DL   | SOT371-1   |
| 56-Pin Plastic TSSOP Type II | –40°C to +85°C    | 74LVT16500A DGG       | VT16500A DGG  | SOT364-1   |


#### **PIN DESCRIPTION**

| PIN NUMBER   | SYMBOL  | NAME AND FUNCTION                       |  |
|--|---|---|--|
| 1  | OEAB  | A-to-B Output enable input              |  |
| 27   | OEBA  | B-to-A Output enable input (active low) |  |
| 2, 28  | LEAB/LEBA   | A-to-B/B-to-A Latch enable input        |  |
| 55,30  | CPAB/CPBA A-to-B/B-to-A Clock input (active falling edge) |   |  |
| 3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26      | A0-A17  | Data inputs/outputs (A side)            |  |
| 54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31 | B0-B17  | Data inputs/outputs (B side)            |  |
| 4, 11, 18, 25, 32, 39, 46, 53  | GND   | Ground (0V)                             |  |
| 7, 22, 35, 50  | V <sub>CC</sub>   | Positive supply voltage                 |  |


# 3.3V 18-bit universal bus transceiver (3-State)

### 74LVT16500A


#### **PIN CONFIGURATION**



### LOGIC SYMBOL (IEEE/IEC)



#### **LOGIC SYMBOL**



# 3.3V 18-bit universal bus transceiver (3-State)

## 74LVT16500A

#### **FUNCTION TABLE**

|      | INP          | UTS          |    | Internal  | OUTPUTS | OPERATING MODE       |
|------|--------------|--------------|----|-----------|---------|----------------------|
| OEAB | LEAB         | СРАВ         | An | Registers | Bn      |                      |
| L    | Н            | Х            | Х  | Х         | Z       | Disabled             |
| L    | $\downarrow$ | Х            | h  | Н         | Z       | Disabled Lateb date  |
| L    | $\downarrow$ | Х            | I  | L         | Z       | Disabled, Latch data |
| L    | L            | H or L       | Х  | NC        | Z       | Disabled, Hold data  |
| L    | L            | $\downarrow$ | h  | Н         | Z       | Dischlad Clask data  |
| L    | L            | $\downarrow$ | ı  | L         | Z       | Disabled, Clock data |
| Н    | Н            | Х            | Н  | Н         | Н       | Transparent          |
| Н    | Н            | Х            | L  | L         | L       | Transparent          |
| Н    | $\downarrow$ | Х            | h  | Н         | Н       | Lateb data 9 diaplay |
| Н    | $\downarrow$ | Х            | I  | L         | L       | Latch data & display |
| Н    | L            | $\downarrow$ | h  | Н         | Н       | Clock data 9 diaplay |
| Н    | L            | $\downarrow$ | I  | L         | L       | Clock data & display |
| Н    | L            | H or L       | Х  | Н         | Н       | Hold data & diaplay  |
| Н    | L            | H or L       | Х  | L         | L       | Hold data & display  |

**NOTE:** A-to-B data flow is shown; B-to-A flow is similar but uses <del>OEBA</del>, LEBA, and <del>CPBA</del>.

H = High voltage level
h = High voltage level one set-up time prior to the Enable or Clock transition

L = Low voltage level


I = Low voltage level one set-up time prior to the Enable or Clock transition NC= No Change

X = Don't care
Z = High Impedance "off" state
↓ = High-to-Low Enable or Clock transition

# 3.3V 18-bit universal bus transceiver (3-State)

# 74LVT16500A

### **LOGIC DIAGRAM**



# 3.3V 18-bit universal bus transceiver (3-State)

74LVT16500A

### ABSOLUTE MAXIMUM RATINGS1, 2

| SYMBOL           | PARAMETER                      | CONDITIONS                  | RATING       | UNIT |
|------------------|--------------------------------|-----------------------------|--------------|------|
| V <sub>CC</sub>  | DC supply voltage              |                             | -0.5 to +4.6 | V    |
| I <sub>IK</sub>  | DC input diode current         | V <sub>I</sub> < 0          | -50          | mA   |
| VI               | DC input voltage <sup>3</sup>  |                             | -0.5 to +7.0 | V    |
| lok              | DC output diode current        | V <sub>O</sub> < 0          | -50          | mA   |
| V <sub>OUT</sub> | DC output voltage <sup>3</sup> | Output in Off or High state | -0.5 to +7.0 | V    |
| 1                | DC output ourrant              | Output in Low state         | 128          | mA   |
| lout             | DC output current              | Output in High state        | -64          | IIIA |
| T <sub>stg</sub> | Storage temperature range      |                             | -65 to +150  | °C   |

#### NOTES:

#### RECOMMENDED OPERATING CONDITIONS

| CVMDOL           | PARAMETER  | LIM |     |      |
|------------------|--|-----|-----|------|
| SYMBOL           |  | MIN | MAX | UNIT |
| V <sub>CC</sub>  | DC supply voltage  | 2.7 | 3.6 | V    |
| VI               | Input voltage  | 0   | 5.5 | V    |
| $V_{IH}$         | High-level input voltage                                     | 2.0 |     | V    |
| $V_{IL}$         | Input voltage  |     | 0.8 | V    |
| I <sub>OH</sub>  | High-level output current                                    |     | -32 | mA   |
|                  | Low-level output current                                     |     | 32  | mA   |
| l <sub>OL</sub>  | Low-level output current; current duty cycle ≤ 50%; f ≥ 1kHz |     | 64  | mA   |
| Δt/Δν            | Input transition rise or fall rate; Outputs enabled          |     | 10  | ns/V |
| T <sub>amb</sub> | Operating free-air temperature range                         | +85 | °C  |      |

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction

temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

<sup>3.</sup> The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

# 3.3V 18-bit universal bus transceiver (3-State)

### 74LVT16500A

#### DC ELECTRICAL CHARACTERISTICS

|                    |  |  |                                 | LIMITS               |                 |       |      |
|--------------------|--|--|---------------------------------|----------------------|-----------------|-------|------|
| SYMBOL             | PARAMETER  | TEST CONDITIONS  |                                 | Temp =               | -40°C to        | +85°C | UNIT |
|                    |  |  |                                 |                      |                 |       |      |
| V <sub>IK</sub>    | Input clamp voltage  | V <sub>CC</sub> = 2.7V; I <sub>IK</sub> = -18mA  |                                 |                      | 85              | -1.2  | V    |
|                    |  | $V_{CC} = 2.7 \text{ to } 3.6 \text{V}; I_{OH} = -100 \mu\text{A}$   |                                 | V <sub>CC</sub> -0.2 | V <sub>CC</sub> |       |      |
| $V_{OH}$           | High-level output voltage                                    | V <sub>CC</sub> = 2.7V; I <sub>OH</sub> = -8mA   |                                 | 2.4                  | 2.55            |       | V    |
|                    |  | $V_{CC} = 3.0V; I_{OH} = -32mA$  |                                 | 2.0                  | 2.30            |       |      |
|                    |  | $V_{CC} = 2.7V; I_{OL} = 100\mu A$   |                                 |                      | 0.07            | 0.2   |      |
|                    |  | V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 24mA   |                                 |                      | 0.3             | 0.5   |      |
| $V_{OL}$           | Low-level output voltage                                     | V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA   |                                 |                      | 0.25            | 0.4   | V    |
|                    |  | V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 32mA   |                                 |                      | 0.3             | 0.5   |      |
|                    |  | V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 64mA   |                                 |                      | 0.36            | 0.55  |      |
| V <sub>RST</sub>   | Power-up output low voltage <sup>5</sup>                     | $V_{CC} = 3.6V$ ; $I_O = 1$ mA; $V_I = GND$ or $V_{CC}$  | ;                               |                      | 0.1             | 0.55  | V    |
|                    |  | $V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND  | Occidental mine                 |                      | 0.1             | ±1    |      |
|                    |  | V <sub>CC</sub> = 0 or 3.6V; V <sub>I</sub> = 5.5V   | Control pins                    |                      | 0.1             | 10    | μΑ   |
| $I_{\parallel}$    | Input leakage current  | V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 5.5V  |                                 |                      | 1.0             | 20    |      |
|                    |  | V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub>   | I/O Data pins <sup>4</sup>      |                      | 0.1             | 10    |      |
|                    |  | V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 0   | 1                               |                      | 0.1             | -5    |      |
| I <sub>OFF</sub>   | Output off current   | $V_{CC} = 0V$ ; $V_I$ or $V_O = 0$ to 4.5V   |                                 |                      | 1.0             | ±100  | μΑ   |
|                    | Dog Hald summer  | V <sub>CC</sub> = 3V; V <sub>I</sub> = 0.8V  |                                 | 75                   | 130             |       |      |
| $I_{HOLD}$         | Bus Hold current A or B outputs7                             | V <sub>CC</sub> = 3V; V <sub>I</sub> = 2.0V  |                                 | -75                  | -130            |       | μΑ   |
|                    | A of B outputs?  | $V_{CC} = 0V \text{ to } 3.6V; V_{CC} = 3.6V$  |                                 | ±500                 |                 |       |      |
| I <sub>EX</sub>    | Current into an output in the High state when $V_O > V_{CC}$ | V <sub>O</sub> = 5.5V; V <sub>CC</sub> = 3.0V  |                                 |                      | 50              | 125   | μА   |
| I <sub>PU/PD</sub> | Power up/down 3-State output current <sup>3</sup>            | $V_{CC} \le 1.2V$ ; $V_O = 0.5V$ to $V_{CC}$ ; $V_I = GND$ or $V_{CC}$ ; $OE/OE = Don't$ care              |                                 |                      | 40              | ±100  | μА   |
| I <sub>CCH</sub>   |  | $V_{CC} = 3.6V$ ; Outputs High, $V_I = GND$ or $V_{CC}$ , $I_O = 0$  |                                 |                      | 0.07            | 0.12  |      |
| I <sub>CCL</sub>   | Quiescent supply current                                     | $V_{CC} = 3.6V$ ; Outputs Low, $V_I = GND$ or $V_{CC}$ , $I_O = 0$   |                                 |                      | 4               | 6     | mA   |
| I <sub>CCZ</sub>   | 1  | V <sub>CC</sub> = 3.6V; Outputs Disabled; V <sub>I</sub> = GNE   | O or $V_{CC}$ , $I_{O} = 0^{6}$ |                      | 0.07            | 0.12  |      |
| Δl <sub>CC</sub>   | Additional supply current per input pin <sup>2</sup>         | V <sub>CC</sub> = 3V to 3.6V; One input at V <sub>CC</sub> -0.6V<br>Other inputs at V <sub>CC</sub> or GND | <b>/</b> ,                      |                      | 0.1             | 0.2   | mA   |

- NOTES:

  1. All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.

  2. This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND

  3. This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.

  4. Unused pins at V<sub>CC</sub> or GND.

  5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

- 6. I<sub>CCZ</sub> is measured with outputs pulled to V<sub>CC</sub> or GND.
   7. This is the bus hold overdrive current required to force the input to the opposite logic state.

# 3.3V 18-bit universal bus transceiver (3-State)

## 74LVT16500A

#### **AC CHARACTERISTICS**

GND = 0V;  $t_R$  =  $t_F$  = 2.5ns;  $C_L$  = 50pF;  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C.

| SYMBOL                               | PARAMETER                                     | WAVEFORM | V <sub>C</sub> | <sub>C</sub> = 3.3V ±0 | .3V        | V <sub>CC</sub> = 2.7V | UNIT |
|--------------------------------------|---|----------|----------------|------------------------|------------|------------------------|------|
|                                      |   |          | MIN            | TYP <sup>1</sup>       | MAX        | MAX                    |      |
| f <sub>MAX</sub>                     | Maximum clock frequency                       | 1        | 150            | 350                    |            |                        | MHz  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>An to Bn or Bn to An     | 2        | 0.5<br>0.5     | 1.9<br>1.9             | 4.2<br>4.2 | 5.4<br>5.4             | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>CPAB to Bn or CPBA to An | 1        | 1.0<br>1.0     | 3.2<br>3.2             | 5.4<br>5.4 | 6.4<br>6.4             | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>LEAB to Bn or LEBA to An | 3        | 1.0<br>1.0     | 2.4<br>2.9             | 5.4<br>5.4 | 6.4<br>6.4             | ns   |
| t <sub>PZH</sub><br>t <sub>PZL</sub> | Output enable time to High and Low level      | 5<br>6   | 1.0<br>1.0     | 2.4<br>2.2             | 3.9<br>3.9 | 4.6<br>5.2             | ns   |
| t <sub>PHZ</sub><br>t <sub>PLZ</sub> | Output disable time from High and Low Level   | 5<br>6   | 1.0<br>1.0     | 2.8<br>3.2             | 5.2<br>5.2 | 5.6<br>5.6             | ns   |

### **AC SETUP REQUIREMENTS**

GND = 0V;  $t_R$  =  $t_F$  = 2.5ns;  $C_L$  = 50pF,  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C.

| SYMBOL         | PARAMETER   | WAVEFORM | V <sub>CC</sub> = 3.3 | 3V ±0.3V   | V <sub>CC</sub> = 2.7V | UNIT |
|----------------|---|----------|-----------------------|------------|------------------------|------|
|                |   |          | MIN                   | TYP        | MIN                    |      |
| ts(H)<br>ts(L) | Setup time, High or Low<br>An to CPAB or Bn to CPBA | 4        | 1.8<br>1.8            | 1.0<br>0.7 | 1.5<br>1.5             | ns   |
| th(H)<br>th(L) | Hold time, High or Low<br>An to CPAB or Bn to CPBA  | 4        | 0<br>0                | 0<br>0     | 0<br>0                 | ns   |
| ts(H)<br>ts(L) | Setup time, High or Low<br>An to LEAB or Bn to CPBA | 4        | 1.8<br>1.8            | 1.1<br>0.8 | 1.5<br>1.5             | ns   |
| th(H)<br>th(L) | Hold time, High or Low<br>An to LEAB or Bn to LEBA  | 4        | 0<br>0                | 0<br>0     | 0<br>0                 | ns   |
| tw(H)<br>tw(L) | Pulse width, High or Low<br>CPAB or CPBA            | 1        | 1.2<br>1.2            | 0.8<br>0.8 | 1.5<br>1.5             | ns   |
| tw(H)          | LEAB or LEBA pulse width, High                      | 3        | 1.2                   | 0.8        | 1.5                    | ns   |


**NOTE:**1. All typical values are at  $V_{CC} = 3.3V$  and  $T_{amb} = 25^{\circ}C$ .

# 3.3V 18-bit universal bus transceiver (3-State)


### 74LVT16500A

#### **AC WAVEFORMS**


 $V_M = 1.5V$ ,  $V_{IN} = GND$  to 2.7V




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, Transparent Mode




Waveform 3. Propagation Delay, Enable to Output, and Enable Pulse Width



Waveform 4. Data Setup and Hold Times



Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

# 3.3V 18-bit universal bus transceiver (3-State)

### 74LVT16500A

#### **TEST CIRCUIT AND WAVEFORMS**



### **SWITCH POSITION**

| TEST                               | SWITCH |
|------------------------------------|--------|
| t <sub>PLZ</sub> /t <sub>PZL</sub> | 6V     |
| t <sub>PLH</sub> /t <sub>PHL</sub> | Open   |
| t <sub>PHZ</sub> /t <sub>PZH</sub> | GND    |

#### **DEFINITIONS**

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

 $C_L = Load$  capacitance includes jig and probe capacitance: See AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.


| FAMILY  | INPUT PULSE REQUIREMENTS |           |                |                |                |
|---------|--------------------------|-----------|----------------|----------------|----------------|
| FAMILI  | Amplitude                | Rep. Rate | t <sub>W</sub> | t <sub>R</sub> | t <sub>F</sub> |
| 74LVT16 | 2.7V                     | ≤10MHz    | 500ns          | ≤2.5ns         | ≤2.5ns         |

V<sub>M</sub> = 1.5V Input Pulse Definition

SW00040

# 3.3V LVT 18-bit universal bus transceiver (3-State)

## 74LVT16500A



1998 Feb 19 1

Dimensions in mm.

# 3.3V LVT 18-bit universal bus transceiver (3-State)

## 74LVT16500A

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm SOT364-1 - seating plane 14.4 13.9 6.0 8.4 7.9 s Ø 0.1 S \_0.5 0.1 0.5 0.4 1.05 0.95 0.05 1.2 1.0 pin 1 index 0.8 0 to 8° 0.4 detail X MSA400 0.27 0.08 (M) 0.5 Dimensions in mm.

3.3V LVT 18-bit universal bus transceiver (3-State)

74LVT16500A

**NOTES** 

### 3.3V LVT 18-bit universal bus transceiver (3-State)

74LVT16500A

#### Data sheet status

| Data sheet status         | Product status | Definition [1]  |
|---------------------------|----------------|---|
| Objective specification   | Development    | This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.   |
| Preliminary specification | Qualification  | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. |
| Product specification     | Production     | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.  |

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03556

Let's make things better.

Philips Semiconductors



